Roll No

EI - 701

B.E. VII Semester

Examination, December 2015

VLSI Design

Time: Three Hours

Maximum Marks: 70

Answer five questions. In each question part A, B, C is compulsory and D part has internal choice.

ii) All parts of each question are to be attempted at one place.

- iii) All questions carry equal marks, out of which part A and B (Max. 50 words) carry 2 marks, part C (Max. 100 words) carry 3 marks, part D (Max. 400 words) carry 7 marks.
- iv) Except numericals, Derivation, Design and Drawing etc.
- What are different operating regions of an MOS transistor?

What is channel length modulation?

For an NMOS transistor for which $V_{Tn} = 0.8V$, operating with V_{GS} in the range of 1.5 V to 4V, what is the range of V_{DS} for which channel remains in linear region?

d) Derive the drain current equation for an N-Channel Mosfet.

OR

Explain the second order effects with their equations.

- What are the advantages of CMOS inverter over the other configurations?
 - In CMOS technology, why do we design the size of PMOS to be higher than the NMOS?
 - Compare between CMOS and Bipolar technologies.
 - Give the CMOS inverter DC transfer characteristics and operating regions

Consider a CMOS inverter circuit with the following parameters: V_{DD} = 3.3V, $V_{To, n}$ = 0.6V, $V_{To, p}$ = -0.7 V, Kn = 200 μ A/V², Kp = 80 μ A/V². Calculate the noise margins for the above circuit.

What are the various CMOS Technologies?

What is twin tub process? Why it is so called?

What is meant by interconnect? What are types of interconnect? does it amoissoup over rowers. (i. 1444/2...)

What are the lay-out design rules? Explain in details. (i) All parts of each que SO are to be attempted at one place

Explain the latch - up prevention techniques.

- What are the issues to be considered for circuit characterization and performance estimation?
 - Explain the Rise time, Fall time and delay time.
 - For a CMOS inverter assume, C=150 fF and $V_{DD}=5V$. The inverter is cycled through the low and high voltage levels at an average rate of f = 75 MHZ. Calculate the dynamic power dissipation.
 - What are two components of power dissipation in CMOS inverter? Explain in details.

Briefly explain about the CMOS transistor sizing.

What are the types of programmable devices?

What are the various VLSI design style?

Give the features of VHDL.

Draw the block diagram of an FPGA and give its characteristics.

Describe the steps in ASIC design flow.

PT