

UNIT - II Transistor and its Applications

Transistor and applications : working
Principle of BJT, FET and MOSFET & CMOS application
* BJT and MOSFET as amplifier and switch.

Transistor :- \Rightarrow Transferred + Resistor.

* PN Junctions are examples of 2 terminal \uparrow Junction devices. There is a one interface between the two components.

* A transistor is an example of 3 terminal 2 Junction device.

* The name transistor is derived from transfer resistance.

* In Active mode. Junction 1 acts in F.B
Junction 2 acts in R.B (Reverse Bias)

* Transferred Resistance from low to high so it acts as amplifier, and switch.

BJT :- Bipolar Junction Transistor :-

BJT is a three terminal doped Semiconductor Device, and it amplifies the weak signals, also used in switching operation. So BJT used in both digital and analog applications.

Physical Structure of BJT :-


⇒ Two types of BJT.

* npn transistor ⇒ P-type Semiconductor material is sandwiched b/w two n-type

* pnp transistor. N-type material is sandwiched b/w two P-type material


⇒ (i) Two pn diodes are connected back to back by np & pn in npn (or) pn & np in pnp transistor.

Fig:- npn transistor



* Electrons flow from (n to p) Emitter to Base so direction of current is B to E

Fig:- pnp transistor



1) Three regions ⇒ Emitter region, base region, collector region.

2) Two Junctions ⇒ Emitter Base Junction, collector Base Junction.


3) Three Terminals ⇒ Emitter, Base, collector.

Transistor Symbols:
* Direction of current flow is opposite to movement of electrons

(a) npn transistor.



Arrow indicates direction of current flow



(b) pnp transistor


Emitter region	Base region	Collector region
Heavily doped	lightly doped	Moderately doped
Medium width	width is low	High width

* collector region width is very high because it has to collect electrons and heat is produced in it so width is more, better heat dissipation will be there

width :- $C > E > B$, doping :- $E > C > B$

Bipolar \Rightarrow two types of charge carriers they are electrons & holes, so two types of Polarities
 Junction \Rightarrow It is connecting point of two type materials
 Transistor \Rightarrow Transfer + resistor.


* Junction $J_1 \Rightarrow$ Forward biased \Rightarrow low resistance V_i
 $J_2 \Rightarrow$ Reverse biased \Rightarrow high resistance V_o



* weak signal introduced to low resistance $V_i = IR$
 Output is taken from high resistance. $V_o = IR$
 $V_i < V_o$ [amplification of s/d]

Junction J_1 (EB)	Junction J_2 (CB)	Operating Region	Transistor Operates as
F-B	R-B	Active region	Amplifier
F-B	F-B	Saturation mode	logical "ON" (cd closed)
R-B	R-B	Cutoff region	"OFF" (cd open circuit)
R-B	F-B	Inverted	Switching emitter & collector rarely used


operation of BJT:-



* To operate transistor in active mode, $J_1 \Rightarrow$ F.B, need to apply +ve voltage to +ve terminal (Base). $J_2 \Rightarrow$ R.B so +ve voltage to -ve terminal (collector)

* $V_b \Rightarrow$ Barrier Potential for Junction J_1 & J_2 when transistor is open circuited (no biasing voltage)

* If we apply biasing voltage to transistor, the barrier potential becomes,



In F.B it is decreased

In Reverse bias

V_b is increased to $V_b + V_{CB}$

* Barrier potential at Junction J_1 is reduced so electrons cross over J_1 to base, Very small amount of electron only recombined with base, because base is very small and lightly doped

* So most of electrons will cross J_2 to the collector.

$\Rightarrow N$ no of electrons enter into base from emitter

$\Rightarrow (1-\alpha)N$ no of " combined with base


$\Rightarrow \alpha N$ no of " move to collector.

* So only 2 to 5% electrons combined in base

* 98 to 95% electrons move to collector

* Most of electrons emitted by emitter is move to collector, this is operation when Junction is forward biased in transistor.

Reverse Saturation Current:-



Junction J_2 is reverse biased so there is reverse saturation current (or) leakage current I_{CO}

$I_{CO} \Rightarrow$ open circuit
 \downarrow
current with collector.

$I_C = \alpha I_E + I_{CO}$ (α times emitter current)
(αN electrons moving to collector)

$I_C = \alpha I_E + I_{CO}$

From KCL: Sum of currents entering = Sum of currents leaving


$I_E = I_B + I_C$

$I_B + I_C = I_E$

Based on three terminals three types of configurations :-

- 1) Common base Configuration
- 2) Common Emitter "
- 3) Common collector "

Common Base Configuration of Transistor:-



* In common base configuration base is common to input and output circuit, by symbol of emitter, this transistor is npn transistor. Base is grounded.

* Emitter is input side because weak s/l is introduced in 'E' side and amplified s/l on 'C' side is only on transistor in active mode

- i) $J_1 \Rightarrow F-B \Rightarrow \begin{matrix} n & p \\ EB & \text{diode} \end{matrix} \Rightarrow$ so B to +ve terminal
E to -ve "
- ii) $J_2 \Rightarrow R-B \Rightarrow \begin{matrix} n & p \\ BC & \text{diode} \\ P & n \end{matrix} \Rightarrow$ B to +ve terminal
C to +ve "

In Diode \Rightarrow Simple VI characteristics

In Transistor \Rightarrow I/p & o/p characteristics

Input Charac

I_E V_S V_{BE}
 i/p current voltage

$V_{BE} \neq V_{EB}$
 because B has high potential $+V_{BE}$
 E has low potential $-V_{BE}$
 i.e. $V_{CB} \neq V_{BE}$

Output Charac

I_C V_S $V_{CB} \Rightarrow$ o/p voltage
 o/p current

$V_{BE} = V_{EE}$ (if R_E neglect)

$V_{CB} = V_{CC}$ (if R_C neglect)

From KCL !.

$I_E = I_C + I_B$ (For Active mode)

$I_C = \alpha I_E + I_{CBO}$
 common Base configuration
 current \rightarrow open circuit in collector region

$I_E \gg I_{CBO}$ because Reverse Saturation current due to minority charge carriers, very small in number, (neglect I_{CBO})

$I_C = \alpha I_E$

$\alpha = \frac{I_C}{I_E}$

' α ' - Common base Current gain. (or)

$\alpha_{av} = \frac{o/p}{i/p}$
 $\alpha = \frac{I_C \text{ o/p}}{I_E \text{ i/p}}$

' α ' b/w $\Rightarrow 0.95 - 0.98$. Amplification factor

(e) 95% to 98%. Emitter current is Collector current

So 5% to 2% recombination current in Base

$I_B = (1 - \alpha) I_E$

Input characteristics:- [F.B Diode]

Graphical relation between i/p current and i/p voltage for different o/p voltages.

(e) I_E vs V_{BE} for diff V_{CB}

Input characteristics is similar to Forward biased diode


Effect on characteristics is defined in terms

of Early effect:-

also named as base width modulation.

* when increase in voltage V_{CB} there is

a modulation in base width



* $J_1 \Rightarrow F \cdot B$
 $J_2 \Rightarrow R \cdot B \Rightarrow$ width of depletion layer increases

* In reverse bias depletion layer is more in base region because of lightly doped

* $W_B \Rightarrow$ width of base region

* $W \Rightarrow$ " " depletion layer

Penetrated in base region

$$W_B = W_{eff} + W$$



$$W_{eff} = W_B - W$$

* $W_{eff} \Rightarrow$ width of region with no depletion layer in base

$$V_{CB} \uparrow \Rightarrow W \uparrow \Rightarrow W_{eff} \downarrow$$

So By increasing V_{CB} o/p voltage the input current I_E also increases

chance of recombination
 place W_{eff} is \downarrow
 so $I_E \uparrow$



Output characteristics:-

A Graphical representation between o/p current and o/p voltage for different i/p current

e.g) I_C vs V_{CB} for various current I_E

A Output characteristics is similar to reverse biased diode

w.k.t, $I_C = \alpha I_E + I_{CBO}$ (independent of V_{CB})

$I_C = \alpha I_E$ ($\because I_E \gg I_{CBO}$)

$I_C \approx I_E$ ($\because \alpha = 0.95 - 0.98 \approx 1$)


So o/p current affects by input current

If $I_E = 0mA$ then $I_C = I_{CBO}$

If we increase in V_{CB} Breakdown will occur in reverse bias condition $[V_{CB} \uparrow \Rightarrow \text{rapidly } I_C \uparrow]$

This situation never rises because transistor can't withstand in high freq power dissipated

Common Emitter configuration of transistor:-



In Common Emitter Configuration, the Emitter terminal is common to input and Output Circuit. Base is i/p side and collector is o/p side.

w.k.t,
$$I_E = I_C + I_B \quad \text{--- (1)}$$

Sub eqn (2) in (1)
$$I_C = \alpha I_E + I_{CBO} \quad \text{--- (2)}$$

$$I_C = \alpha [I_C + I_B] + I_{CBO}$$

$$I_C = \alpha I_C + \alpha I_B + I_{CBO}$$

$$I_C - \alpha I_C = \alpha I_B + I_{CBO}$$

$$(1 - \alpha) I_C = \alpha I_B + I_{CBO}$$

$$I_C = \frac{\alpha}{1 - \alpha} I_B + \frac{1}{1 - \alpha} I_{CBO}$$

$$\left[\because \frac{\alpha}{1 - \alpha} = \beta \quad \beta + 1 = \frac{\alpha}{1 - \alpha} + 1 = \frac{\alpha + 1 - \alpha}{1 - \alpha} = \frac{1}{1 - \alpha} \right]$$

$$I_C = \beta I_B + (\beta + 1) I_{CBO}$$

Case 1:- $\alpha = 0.98$

$$\beta = \frac{\alpha}{1-\alpha} = \frac{0.98}{1-0.98} = 49$$

Case 2:- $\alpha = 0.95$

$$\beta = \frac{0.95}{1-0.95} = 19$$

* Slight change in " α " very large change in " β "

* $\alpha \Rightarrow$ is amplification factor in common base configuration

$$\alpha < 1$$

$$50 \leq \beta \leq 400$$

$$I_C = \beta I_B + (\beta + 1) I_{CEO}$$

$$I_C = \beta I_B + I_{CEO} \Rightarrow \text{Reverse Sat current in common emitter config}$$

$$I_C = \beta I_B$$

$$\beta = 100$$

Ex: $I_B = 1 \text{mA}$

$$\beta = \frac{I_C}{I_B}$$

$$\beta I_B \gg I_{CEO}$$

$$I_C = \beta I_B = 100 \text{mA}$$

[Amp of I_C current] * Generally transistor works as Voltage amplifier

, CE configuration works as Current amplifier

In CB

$$I_C = \alpha I_E + I_{CBO}$$

In CE

$$I_C = \beta I_B + I_{CEO} (1 + \beta)$$

$$= \beta I_B + (\beta + 1) I_{CEO}$$

Contribution of leakage current is high in

CE configuration compared to CB configuration because of $(\beta + 1)$ factor.

Input characteristics:-

* Graphical representation between i/p current and i/p voltage for various o/p voltages.


(e) I_B vs V_{BE} for various V_{CE}

* Input characteristics is similar to Forward Biased PN diode.

Early Effect:- [Base width modulation]

Effects of TO find characteristics because of o/p voltage V_{CE} go to early effect

$V_{BE} > V_b$
Sudden I_B in current from V_b in FB



$$J_1 \Rightarrow \text{FIB}$$

$$J_2 \Rightarrow \text{R-B}$$

$$W_{eff} = W_B - W$$

$$V_{CE} = V_{CB} + V_{BE}$$


$$V_{CE} \uparrow \Rightarrow V_{CB} \uparrow \Rightarrow W \uparrow \Rightarrow W_{eff} \downarrow$$

$W_{eff} \downarrow \Rightarrow$ region recombination decreases, so electrons emitted from emitter will not recombine with holes in Base, this will reduce I_B (I_B i/p current)


$$\text{so } V_{CE} \uparrow \Rightarrow I_B \downarrow$$

$$\text{III}^{ly} \quad V_{CE} \downarrow \Rightarrow I_B \uparrow$$

Input characteristics



Output characteristics



Output characteristics:-

A Graphical representation between o/p current and o/p voltage for different i/p current

ie) I_C vs V_{CE} for various I_B .

w.k.t,
$$I_C = \beta I_B + (\beta + 1) I_{CBO}$$

* when , $I_B = 0$, $I_C = (\beta + 1) I_{CBO}$

$I_C = I_{CBO} \Rightarrow$ leakage current in

* $I_C \Rightarrow$ independent of o/p voltage V_{CE} , it is depends on I_B common emitter configuration

* $I_B = 0.1 \text{ mA}$, $I_C = 5 \text{ mA}$


$I_B = 0.2 \text{ mA}$, $I_C = 10 \text{ mA}$

$$\beta = \frac{\Delta I_C}{\Delta I_B} = \frac{10 - 5}{0.2 - 0.1} = \frac{5}{0.1} = 50$$

$$\beta = 50$$

* the slope of current is not equal to zero because it depends on V_{CE} also from Early effect
 $V_{CE} \uparrow \Rightarrow W_{eff} \downarrow \Rightarrow I_B \downarrow \Rightarrow I_C \uparrow$

Common collector configuration of Transistor:-



$J_1 \Rightarrow F \cdot B$ EB Junction
 $J_2 \Rightarrow R \cdot B$ CB Junction

In common collector configuration, collector terminal is common to input and output terminal. Base is i/p side, emitter is output side.

w.k.T, $I_C = \alpha I_E + I_{CBO}$ — (1)

$I_E = I_C + I_B$ — (2)

Sub eqn (1) in eqn (2).

$I_E = \alpha I_E + I_{CBO} + I_B$

$(1 - \alpha) I_E = I_B + I_{CBO}$

$I_E = \frac{I_B}{1 - \alpha} + \frac{1}{1 - \alpha} I_{CBO}$

$I_E = \beta I_B + \beta I_{CBO}$

" β " \Rightarrow current amplification factor in common collector configuration

$\beta = \frac{\Delta I_E}{\Delta I_B} \Rightarrow \frac{\text{Change in Emitter current}}{\text{Change in Base current}}$

* In Output Characteristics, the relation between output current I_E and o/p Voltage V_{CE} for different values of i/p current I_B

i) I_E vs V_{CE} for various levels of I_B

$$I_C = \alpha I_E \quad \alpha = 0.95 - 0.98 \approx 1$$

$$I_C \approx I_E$$

So replace I_E with I_C in o/p Characteristics

* I_C vs V_{CE} for various levels of I_B

is nothing but a o/p characteristics of Common Emitter Configuration.

So, $\text{o/p char of CE} = \text{o/p char of CC}$

* The CC configuration is used for Impedance Matching, because of high i/p impedance and low o/p impedance.

Relation Between α , β and γ

- Current Gain
- 1) $\alpha \Rightarrow$ Amplification factor in CB configuration
 - 2) $\beta \Rightarrow$ " " in CE "
 - 3) $\gamma \Rightarrow$ " " in CC "

* Amplification factor is a ratio of output current to the input current.

W.K.T, $\alpha \rightarrow \alpha_{dc} = \frac{I_C}{I_E}$ — (1)

$\alpha \rightarrow \alpha_{ac} = \frac{\Delta I_C}{\Delta I_E} \left| V_{CB} = \text{const}$

$\beta \left\{ \begin{array}{l} \beta_{ac} = \frac{I_C}{I_B} \text{ — (2)} \\ \beta_{ac} = \frac{\Delta I_C}{\Delta I_B} \left| V_{CE} = \text{const} \right. \end{array} \right.$

$\beta \left\{ \begin{array}{l} \beta_{dc} = \frac{I_E}{I_B} \text{ — (3)} \\ \beta_{ac} = \frac{\Delta I_E}{\Delta I_B} \left| V_{CE} = \text{const} \right. \end{array} \right.$

$I_E = I_C + I_B$

$\div I_B \quad \frac{I_E}{I_B} = \frac{I_C}{I_B} + \frac{I_B}{I_B}$

Sub equn (3) and equn (2) in above eqn,

$\beta_{dc} = \beta_{ac} + 1 \quad \text{|| by } \frac{I_E}{I_C} = \frac{I_C}{I_B} + \frac{I_B}{I_C}$

$\beta = \beta + 1$

$\frac{1}{\alpha} = 1 + \frac{1}{\beta}$

W.K.T $\beta = \frac{\alpha}{1-\alpha}$ Sub in above eqn, $\beta = \frac{\alpha}{1-\alpha}$

$\beta = \frac{\alpha}{1-\alpha} + 1$
 $= \frac{\alpha + 1 - \alpha}{1-\alpha}$


$\beta = \frac{1}{1-\alpha}$

$\beta = \beta + 1 = \frac{1}{1-\alpha}$

β This is Current amplification factor relationship in CE, CB, CC, configuration.

Field-Effect Transistor:- (FET)

* Like a BJT, FET is also a three terminal device.




* BJT is a Current controlled device
 * FET is a Voltage Controlled device

(∵ op current depends on i/p current) (I_D depends on V_{GS})

$I_C = f(I_B)$ $I_D = f(V_{GS})$

* BJT is a Bipolar Device (npn transistor & pnp transistor)
 * FET is Unipolar Device (n-channel & p-channel)

* Application :- Amplifier & Switch * Appln :- Amplifier & Switch.



"Field effect" \Rightarrow Electric field is developed by the charges present and it controls the conduction path of the op circuit. So there is "effect" due to this field."

JFET :- Junction field effect transistor :




Fig:- n-Channel FET




Fig:- p-Channel FET

* n-type material, forming a channel between two p-type material. \Rightarrow n-channel

* JFET is also a three terminal semiconductor device.

* If depletion layer width increases, then width of n-channel will reduce, because of this there will be obstruction in the flow of electrons. when connect drain and source terminals to a potential difference.


* Because of this potential difference the free electrons in n-channel is drifted towards Drain terminal so current flow in opposite direction I_D

* By control the potential difference between gate and source (V_{GS}), can control the width of depletion layer, so current I_D is also controlled, JFET is a Voltage controlled device.

working of JFET:-



case (i) $V_{GS} = 0V$	} $V_{DS} > 0V$
case (ii) $V_{GS} < 0V$	

* $V_{GS} = 0V \Rightarrow$ means potential at gate & source is equal, so connect gate & source terminal and source connected to zero volt ($V_{GS} = V_G - V_S = 0V$)



* when V_{GS} is in R-B Voltage depletion layer width also increases in top only.

Symbol:-



- p-channel


n-channel

* Gate current $I_G = 0A$ because of that $p-n$ Junction is reverse biased

Pinch-off Voltage:-

* Increasing V_{DS} , I_D \uparrow V_{GS} width of depletion layer also increases

* when V_{DS} \nearrow to the level, where it appears that the two depletion regions are touching each other this condition called as pinch off. - that corresponding voltage called as pinch off voltage (V_p)



* when $V_{DS} = V_p$, then current will become constant (I_{DSS}) so Resistance also constant.

* After V_p resistance equal to ∞ because


Slope = 0, $R = 1/\text{slope}$

* $I_{DSS} \Rightarrow$ Max Drain Current $V_{GS} = 0V, V_{DS} > |V_p|$
 Drain source short circuited because ($V_{GS} = 0V$)

$V_{GS} = \text{negative } V_{GS} < 0V, V_{DS} = V_{DD} < V_{DD}$
 to obtain saturation at lower value of V_{DS}

$I_D \neq I_{DSS}$ because I_{DSS} is only at $V_{GS} = 0V$

For V_{DS} is smaller V_{GS} should be very small (-ve) to get same width of depletion layer, so gate terminal connected to -ve



$I_G = 0A$ because of Reverse bias

$I_D = \text{constant}$ p-n Junction
 $R.B \Rightarrow w \nearrow \Rightarrow$ So two region touches each other this is pinch off condition correspond $V_{DS} = \text{pinch off voltage}$

* Pinch off voltage in case (i) is more than case (ii) because gate is connected to -ve bias.

* I_{DS} in V_{DS} beyond V_p will remain constant this is called saturation condition


Output Characteristics of JFET:-

* I_D vs V_{DS} ⇒ Drain to source Voltage (or) o/p voltage
 Drain or o/p current

for diff V_{GS} ⇒ i/p Voltage controlling voltage

- In n-channel $V_{GS} < 0V$
- In p-channel $V_{GS} > 0V$

$I_D = I_{DSS}$ } $V_{GS} = 0V$
 $V_{DS} > |V_p|$



* At V_{DS} D.L. I_{DS} P-off Voltage V_p . After V_p ⇒ I_D constant

* In case (ii) V_{GS} more -ve means it will I_{DS} D.L high V_p occurs very fast at lower voltage

Transfer Characteristics of JFET:-

* No linear relation b/w i/p and o/p current

$I_D = f(V_{GS})$

o/p (or) Drain current

$$I_D = I_{DSS} \left(1 - \frac{V_{GS}}{V_P} \right)^2$$

Gate to Source Voltage
Pinch off Voltage
Max Drain Current

I_{DSS} & V_P are constant

$V_{GS} \Rightarrow$ control variable, because of square eqn is non linear, $V_{GS} \downarrow = I_D \uparrow$




Fig: - Transfer Char of JFET

MOSFET: - Metal Oxide Semiconductor Field Effect Transistor

\Rightarrow Like BJT and FET, MOSFET is also a active device.

* Any type of component with ability to control the flow of electron is called as active device

ex: BJT, JFET, MOSFET

* Circuit Component with no ability to control flow of electrons called as Passive device

ex: Diode, capacitor, Transformer etc....

Depletion-type MOSFET:- (N-channel D-MOSFET)




Fig:- n-channel depletion-type MOSFET

* A slab of p-type material is formed from a silicon base and it is called as Substrate.

* The source and drain terminals are connected through metallic contacts to n-doped regions. linked by an n-channel


* The gate is also connected to a metal contact surface but remains insulated from the n-channel by a very thin SiO_2 layer. (SiO_2 layer is referred as dielectric) (It means there is no direct electrical connection b/w the gate terminal & the channel of MOSFET)

* The insulating layer between the gate and the channel has resulted is known as Insulated-gate FET, (or) IGFET

Operation and characteristics:-

(i) $V_{GS} = 0V$, if V_{DS} is applied across the drain to source terminal. The result is an attraction for the positive potential at drain by the free electrons of the n-channel and a current similar to that established through the channel of JFET.

Fig:- when $V_{GS} = 0V$ with V_{DD}



(ii) $V_{GS} < 0V$ such as $(-1V)$, the negative potential at gate will tend to pressure electrons towards the p-type substrate and attract holes from the p-type substrate. Level of recombination between electrons and holes will occur that will reduce the number of free electrons in channel.

* More negative bias, higher rate of recombination, resulting level of drain current, therefore reduced with \uparrow ing -ve bias V_{GS} .
Just like JFET.

(iii) $V_{GS} > 0V$, * the positive gate will draw additional electrons from the P-type substrate due to the reverse leakage current.

* As the gate to source voltage continues to increase in the direction, the drain current will increase at a rapid rate.


* The application of a positive V_{GS} has "enhanced" the level of free charge carriers in channel compared to $V_{GS} = 0V$.

* For this ~~region~~ reason, the region of +ve V_{GS} transfer characteristics is called as "enhancement region".

* With the region between cutoff and saturation level of I_{DSS} referred "depletion region".

by Shockley's equation,

$$I_D = I_{DSS} \left(1 - \frac{V_{GS}}{V_P}\right)^2$$



Drain & Transfer Characteristics for an n-channel

Fig:-

D-MOSFET.

Symbol of D-MOSFET:-




Fig:- Symbol of n-channel D-MOSFET




Fig:- Symbol of p-channel D-MOSFET.

Symbol of E-MOSFET:-





Fig:- p-channel

Enhancement type MOSFET (E-MOSFET):-

* Mode of operation between D-MOSFET & E-MOSFET is somewhat same, but characteristics of E-MOSFET is quite different from D-MOSFET.

* I_D is not defined by Shockley's equation, and drain current is now cut off until V_{GS} reaches specific magnitude.




Fig:- N-channel E-MOSFET.

* construction of E-MOSFET is same as N-channel MOSFET, but one difference is absence of a channel. (i) Initially no-channel between two n-type doped region. (b/w D & S terminal)

Operation and Characteristics:-

1) V_{GS} is 0V & V_{DS} = 0V, the absence of an n-channel will result in a current is zero (i.e) no current = 0A.

(ii) $V_{GS} = 0V$, & V_{DS} is some +ve Voltage,

so there are in fact two reverse biased P-n Junctions between the n-doped regions and p-substrate to oppose any significant flow between drain and source. (no current)

(iii) $V_{GS} > 0V$ & $V_{DS} > 0V$

* +ve potential at gate will pressure the holes in the p-substrate along the edge of the SiO_2 layer.

* So electrons in p-substrate will be attracted to the positive gate and accumulate in the region near the surface of SiO_2 region.

* The SiO_2 layer and its insulating qualities will prevent the negative carriers from being absorbed at gate terminal

* V_{GS} ↑ concentration of e^- ↑
eventually the induced n-type region support a measurable flow between drain and source.

* The level of V_{GS} that results in significant increase in drain current is called **threshold Voltage (V_T)**.

* The channel is nonexistent with $V_{GS} = 0V$ and "enhanced" by the application of a positive gate-to-source voltage, this type of MOSFET is called "enhancement-type MOSFET".

* For values of V_{GS} less than the threshold level, the drain current of an enhancement-type MOSFET is $0mA$.

* when $V_{GS} > V_T$ the drain current is related to V_{GS} by,

$$I_D = k (V_{GS} - V_T)^2$$




Fig 1:- Transfer characteristics

Fig 2:- Drain characteristics

* for n-channel E-MOSFET

CMOS :- Complementary MOSFET :-

* Construction of a p-channel and n-channel MOSFET on the same substrate, this configuration is referred to as Complementary MOSFET (CMOS)




Fig:- CMOS with the connections.

* Use of complementary arrangement is as an inverter, for switching transistors, an inverter is a logic element that inverts the applied signal.

* If logic level of operations are 0V and 5V, then If Ip 0V \Rightarrow 5V o/p vice versa.

* Both gates are connected to applied signal and both drain are to the Output V_o . The source of p-channel MOSFET (Q_2) is connected to applied Voltage V_{ss} & in n-channel connected to ground.




Fig:- CMOS Inverter




Fig:- Relative resistance levels for $V_i = 5V$

The application of 5V at i_p should result in 0V at o_p . With 5V at V_i , $V_{gs1} = V_i$ and Q_1 is "on" resulting in relatively low resistance between drain & source.

Since V_i & V_{ss} are at 5V, $V_{gs2} = 0V$, which is less than the required V_T , result is "OFF" state, so resulting resistance level b/w drain & source is quite high for Q_2 .

For $V_i = 0V$, $V_{gs1} = 0V$, Q_1 will be "OFF" $V_{gs2} = -5V$, turning on the P-channel MOSFET, so Q_2 will have small resistance, Q_1 will have high resistance $V_o = V_{ss} = 5V$

Breakdown mechanism in BJT:-

* Two types of Breakdown mechanism in BJT ,

* Avalanche Multiplication.

* Reach through (Punch through)

Avalanche Multiplication:-

When the reverse bias applied across C-B avalanche breakdown occurs due to impact ionization. (Same as PN Junction diode)

Electron-hole pair is generated in the collector because of high kinetic energy. There will unlimited increase of current in collector this cause BJT to breakdown.

Reach through (Punch through):-

Depletion region increases, if reverse bias across C-B increased. It penetrates more lightly doped region. Base is lightly doped region. So the depletion region penetrates more into base region. The base width becomes narrower. If reverse bias is V_{BE} , depletion region spread completely across base to reach emitter. This is known as reach through (or) Punch through. If $V_{BE} \uparrow \Rightarrow$ large current \Rightarrow Breakdown occurs.

Transistor Amplifying action:-

* The input signal may be a current signal, voltage signal or a power signal.

* An amplifier will amplify the signal without changing its characteristics.




Fig:- common Emitter RC coupled Amplifier.

* It is an elementary amplifier circuit


* The main purpose \rightarrow DC amplification.

\Rightarrow To make weak signal to be strong signals

* C_{in} at the i/p acts as a filter \Rightarrow It blocks DC and allows only AC voltage

* R_1 & R_2 \Rightarrow Provide proper biasing to the transistor.
 \hookrightarrow Provides necessary base voltage to drive the transistor in "Active region"

Transistor acts as an amplifier at Active region
Active region \Rightarrow region b/w Cutoff & Saturation
 region



* $R_C \Rightarrow$ collector resistor $R_E \Rightarrow$ emitter resistor.


$\downarrow \downarrow$
 Selected in such a way that both should drop V_{CC} by 50% in the above circuit

* The C_E & R_E makes a negative feedback for making the circuit operation more stable.

* CE Configuration:- is commonly used in the audio amplifier applications, because it has high gain, i.e. more than unity.

Transistor Switches:- (Transistor Inverter)

* A suitably biased transistor functions as a switch connected between collector and emitter.



(i) when the transistor is in Saturation region
 $J_1 \Rightarrow EB \Rightarrow F.B$
 $J_2 \Rightarrow CB \Rightarrow R.B$ } ON Switch

(ii) when Transistor is in Cutoff region
 $J_1 \Rightarrow EB \Rightarrow R.B$
 $J_2 \Rightarrow CB \Rightarrow F.B$ } OFF Switch


* When i/p high voltage is applied @ base terminal, $I_B \uparrow$ $\Rightarrow I_C \uparrow$ so

$$V_{CC} - I_C R_C = 0.$$

* When i/p low is applied $I_B \downarrow \Rightarrow I_C \downarrow$
(ie) $V_{CC} = V_{CE}$ (ie $I_C = 0$)

FET as an amplifier:-

Common source MOSFE amplifier:-



* Input signal V_{in} is coupled to the gate terminal.

* In the absence of the signal, $V_{GS} = 0$.

* When V_{in} is applied, V_{GS} swings above & below its zero value producing a variation in its drain current I_D .

* A small change in gate voltage produces a large change in drain current. This fact makes "JFET as an Amplifier"

1) During +ve half cycle of i/p s/w, -ve voltage on gate increases & produces "Enhancement mode", this increases the channel conductivity and drain current

2) During -ve half cycle of i/p s/w, the +ve voltage on gate decreases & produces "Depletion mode"

this decreases the channel conductivity & drain current


* Variation in drain current produces large AC output voltage across resistance R_D .

* In this way NMOSFET acts as an amplifier.

Voltage gain, $A_v = g_m R_D$

$$\text{Gain} = \frac{V_{out}}{V_{in}}$$

NMOSFET as a Switch :-



* Required to function as switches, they should be biased in such a way that they act between cut off & saturation regions

* cut off \Rightarrow no current flow \Rightarrow OFF stage

* Saturation \Rightarrow ON stage

1) $V_{in} = 0, V_{ds} = 0 \Rightarrow I_D = 0$
 $I_D \neq 0 \Rightarrow I_D R_D = 0 \quad V_{ds} = V_s$

2) $V_{in} = +ve, V_{ds} = +ve \text{ Value}$
 $I_D \neq 0 \Rightarrow I_D R_D \neq 0 \quad V_s - \frac{I_D R_D}{V_s} = 0$
 $\approx V_s$

