72-p3-d-upg-FH KL12 B Con. 3927-12.

(REVISED COURSE) VLSI Design GN-6272

(3 Hours) [Total Marks: 100

5

5

5

10

10

10

20

N.B. :(1) Question No. 1 is compulsory.

- (2) Attempt any four out of remaining six questions.
- (3) Draw neat diagrams wherever required.

1. (a)	Compare semi-custom and full-custom design.	

- (b) Compare Burried and Butting contacts.
- (c) Compare ion implantation and Diffusion.
- (d) Draw stick diagram for CMOS inverter.
- 2. (a) Explain the Twin Tub process in detail
 - (b) Explain latchup in CMOS and how to prevent it.
- 3. (a) Calculate the threshold voltage V_{TO} at V_{SR} = 0.5V for a polysilicon gate n-channel 10 MOS transistor, with the following parameters.

Substrate doping, $N_A = 10^{16}/\text{cm}^3$

Polysilicon gate doping $N_D = 2 \times 10^{20} / \text{cm}^3$

Gate oxide thickness Tox = 500A°

- Oxide interface fixed charge density $N_{ox} = 4 \times 10^{10} / \text{cm}^2$ (b) Explain short channel effect in MOSFET.
- 4. (a) Draw the stick diagram and mask layout using λ based design rules for a 10 depletion load nMOS inverter with a pullup to pulldown ratio as 4:1.
 - (b) Explain various sources of power dissipation in digital CMOS circuits. 10
- (a) Explain constant voltage and constant field scaling in detail with their merits 10 and demerits.
 - (b) Write Verilog code for 1 Bit full adder and use it to design a 4 Bit full adder. 10
- 6. (a) Implement the following Boolean function in CMOS logic. 10

$$Y = \frac{CMOS logic}{C (D + E) + A \cdot B.}$$

Draw the stick diagram for the circuit.

- (b) What is the need for Design Rules? Justify. 10
- Write notes on (any two) :-
 - (a) Wafer processing
 - (b) MOS capacitor
 - (c) VLSI design flow.