Time: 3 Hours

(a)

I.

B. Tech. Degree III Semester Examination November 2013

EB/EC 1304 DIGITAL ELECTRONICS

(2012 Scheme)

PART A
(Answer ALL questions)

(i) Perform the following conversions

(ii) Find the 4-bit result using 2's complement arithmetic

 $(101)_{16} = ()_2 = ()_8$

 $Y_{(A,B,C)} = A\overline{C} + BC + \overline{A}\overline{B}$

Maximum Marks: 100

 $(8 \times 5 = 40)$

(P.T.O.)

 $(4)_{10} - (5)_{10}$ (iii) $(89)_{10} = ()_{BCD} = ()_{excess 3}$ (iv) (1) $(1101)_{gray} = ()_{binary}$ (2) $(1101)_{\text{binary}} = ()_{\text{gray}}$ Reduce the following expression $F_{(A,B,C)} = ABC + A\overline{B}C + \overline{A}B\overline{C} + B\overline{C}$ using Boolean theorems (ii) using K map (c) Design a full subtractor using basic logic gates. Design a 4 input priority encoder with the help of the truth table. (e) Convert SR to T FF. Draw the circuit of a serial adder and explain. Define the following terms with respect to a logic gate. Propagation delay (i) Power dissipation (ii) (iii) Noise margin (iv) Fan in (v) Fan out. (h) Draw and explain the circuit of a tri-state inverter logic gate. PART B $(4 \times 15 = 60)$ Π. (a) Obtain the minimal expression using Quine-McClusky method. (10) $F_{(A,B,C,D)} = \sum m(1,5,6,12,13,14) + d(2,4)$ (b) Convert to POS (3)

	(c)	Correct the error if any in the 7 bit even parity hamming code "1111110" received in the format $D_7D_6D_5P_4D_3P_2P_1$	(2)
III.	(a)	OR Padvas vaina V man and realize vaina NAND gates only	(10)
	(a)	Reduce using K map and realize using NAND gates only. $F_{(A,B,C,D,E)} = \sum m(2,9,13,18,19,23,25,27,29,31)$	(10)
		$(A,B,C,D,E) = \sum_{i=1}^{n} (2,3,13,10,13,23,23,23,23,23,33)$	
	(b)	An air conditioning system in an office is turned on under any of the following conditions	(3)
		• If temperature (T) exceeds 78° F on weekends.	
		If humidity (H) is high If the main at least one many in the many and many (W)	
		 If there is at least one person in the room on week days (W) Write the logic expression for controlling the air-conditioning unit. 	
	<i>(</i>)	The state of the s	(2)
	(c)	Implement using 2 input NOR gates only $Z = (a + \overline{b})(cd + \overline{e})$	(2)
		Z = (a+b)(ca+b)	
TX ?	<i>(</i>)		(10)
IV.	(a)	Draw the logic diagram of a 4 bit carry look ahead adder and explain how this speeds up addition process	(10)
	(b)	Design a circuit for an active low 2 to 4 decoder with an active low enable input (\overline{E})	(3)
	(c)	Realize using 4:1 multiplexer $\delta(A, B, C) = \sum m(3, 4, 6, 7)$	(2)
		OR	
V.	(a)	Explain the BCD addition process and design a BCD adder using 4 bit binary adders.	(10)
	(b)	Write the program table and implement using a PLA	(5)
		$P_{1(A,B,C)} = \sum m(0,1,3,5)$	
		$P_{2(A,B,C)} = \sum m(0,3,5,7)$	
VI.	(a)	Design a 3 bit up down synchronous counter using TFFs.	(10)
	(b)	Draw the circuit of a bit Ring/Johnson counter with mode control. Explain with the help of	(5)
	(0)	waveforms.	(3)
	<i>(</i>)	OR NOTE OF THE PROPERTY OF THE	(10)
VII.	(a)	Draw and explain the circuit of a 3 bit binary multiplier.	(10)
	(b)	Design a 3 bit asynchronous counter that counts 0-1-2-3-6-7	(3)
	(c)	Draw the circuit of a 3 bit PISO shift register.	(2)
VIII.	(a)	Explain the circuit of a 2 input TTL NAND gate.	(10)
	(b)	Compare totempole and open collector output configurations of TTL	(3)
	(c)	Bring out the differences between	(2)
	(0)	(i) V _H & V _{OH}	(2)
		(ii) I _{IL} & I _{IH}	
IX.	(a)	OR Explain the different techniques for interfacing TTL to CMOS and CMOS to TTL	(10)
	(b)	Draw and explain the circuit of CMOS inverter.	(5)