## B.E. / B.Tech (Part Time) DEGREE END SEMESTER EXAMINATION APR/MAY 2014 Electronics and Communication Engineering Branch

 I Semester - (Regulations 2005/2009)PTEC472/PTEC 9355 - Digital VLSI
Time: 3 Hours
Answer ALL questions
PART-A
Max.marks: 100
(10X2=20 marks)

Use following device parameters for calculations.
NMOS: $V T n_{0}=0.4, k_{n}^{\prime}=115 \mu \mathrm{~A} / \mathrm{V}^{2}, V D S A T=0.6 \mathrm{~V}, \lambda=0.06 \mathrm{~V}^{-1}, \gamma=0.4 \mathrm{~V}^{1 / 2}, 2 \Phi_{F}=-0.6 \mathrm{~V}$
PMOS: $V T p_{0}=-0.4 \mathrm{~V}, k_{p}^{\prime}=-30 \mu \mathrm{~A} / \mathrm{V}^{2}, V D S A T=-1 \mathrm{~V}, \lambda=-0.1 \mathrm{~V}^{-1}, \gamma=-0.4 \mathrm{~V}^{1 / 2}, 2 \Phi_{\mathrm{F}}=0.6 \mathrm{~V}$

1. Find the operating region of NMOS transistor with $\mathrm{V}_{\mathrm{GS}}=2.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{DS}}=1 \mathrm{~V}$, and $\mathrm{V}_{\mathrm{t}}=0.4 \mathrm{~V}$.
2. What is the effect on capacitance of MOS device due to fixed voltage scaling?
3. Draw the layout of two input NAND gate.
4. What is the voltage swing of NMOS pass transistor logic?
5. Differentiate latches and registers.
6. Draw the circuit of one transistor dynamic RAM cell.
7. What is a data path operator?
8. What is meant by clock skew in synchronous system?
9. Implement a two input AND gate using two input multiplexer.
10. What are the features of Full-custom design?

## PART-B

(5X16=80 Marks)
11. (i) Implement the Boolean logic $\mathrm{Y}=\mathrm{A}^{\prime}+\mathrm{B}^{\prime}+(\mathrm{CD})^{\prime}$ using Static CMOS and Dynamic logic and size the devices such that the equivalent impedance is equal to inverter with size (W/L) $p=3 / 1$ and $(W / L) n=1 / 1$,.
(ii) Discuss the signal integrity issues of dynamic logic.
12.(a) The inverter in figure 1 operates with $V_{D O}=2.5 \mathrm{~V}$ Find $\mathrm{V}_{\mathrm{M}}, \mathrm{V}_{\mathrm{OH}}$, $\mathrm{V}_{\text {IL }}$ and $\mathrm{V}_{\text {out }}$ for $\mathrm{Vin}=0.9 \mathrm{~V}$.
(OR)
12.(b) i. Discuss the secondary effects of MOS device.


Figure 1
ii. Two MOSFETs fabricated in a long channel process (assume $\lambda=0$ ) are tested and the measurements are given below. Both devices have $\mathrm{W} / \mathrm{L}=2.4 \mu \mathrm{~m} / 1.2 \mu \mathrm{~m} .\left(\mathrm{V}_{\mathrm{SB}}=0\right.$ in all cases $)$ : Determine the type of device, $\mathrm{V}_{\mathrm{T} 0}$ and $\mathrm{k}^{\prime}$ for MOSFET A and B.

| Condition: | $\left\|I_{O}\right\|-$ IOSFET | $\left\|I_{D}\right\|-M O S F E T B$ |
| :---: | :---: | :---: |
| $V G S=O V, V D S=0 V$ | $0 A$ | $0 A$ |
| $V G S=-1 V, V D S=-2 V$ | $20 \mu A$ | $0 A$ |
| $V G S=1 V, V D S=1 V$ | $0 A$ | $45 \mu A$ |
| $V G S=1 V, V D S=0.02 V$ | $0 A$ | $4 \mu A$ |
| $V G S=-2 V, V D S=-2 V$ | $200 \mu A$ | $0 A$ |

13.(a) (i) Find the set-up and clock to output delay of MUX based edge triggered register.
(ii) Explain pipelining with an example.
(OR)
13.(b) (i) Show that $\mathrm{C}^{2} \mathrm{MOS}$ register is insensitive to $0-0$ overlap.
(ii) Explain the read and write operation of static RAM cell.
14.(a) Find the propagation delay of Manchestor carry chain adder and Carry bypass adder. (OR)
(b) Find the critical path of $4 \times 4$ Wallace tree multiplier.
15.(a) Explain briefly about Cell based implementation. (OR)
15.(b) Explain the architecture of any one type of FPGA.

