Chapter 9


8086/8088 Hardware Specifications

Objectives

- Describe the functions of all 8086/8088 pins
- Understand DC characteristics:
 - → Voltage levels and Noise margin
 - → Current levels and Fan-out
- Use the clock generator 8284A chip
- Connect buffers and latches to the buses
- Interpret timing diagrams
- Describe wait states and design their circuits
- Explain the differences between minimum and maximum modes


The 8086/8088

- Fairly old microprocessors, but still considered a good way to introduce the Intel family
- Both microprocessors use 16-bit registers and data bus and 20-bit address bus (supporting
 - 1 MB memory), but:
 - The 8086 (1978): 16-bit external data bus: Memory required two "byte banks"
 - The 8088 (1979): 8-bit external data bus: Memory required One "byte bank"
- Still used in embedded systems (cost is less than \$1)



DC Pin Characteristics: Voltage Levels & Noise Margins


Standard TTL Output and Input Voltage Levels




DC Pin Characteristics: Current Levels & Fan-out

Fan out for a standard TTL output How many inputs can an output support?

Source: Current out of pin Sink: Current into pin



0-level Fanout = Maximum number of inputs that the output can support = 16 mA/1.6 mA = 10 ✓



8088/86 Pin Characteristics: DC

Output pins

Guaranteed
Output levels

Logic Level	Voltage	Current
0	0.45 V maximum	2.0 mA maximum
1	2.4 V minimum	-400 uA maximum

* = 16 mA for standard 74 TTL

= 0.40 V for standard 74 TTL

8086/88 μp does not strictly comply with the DC characteristics ___ of the TTL family



Logic Level	Voltage	Current
0	0.8 V maximum	-10 uA maximum
1	2.0 V minimum	+10 uA maximum #

* = 1.6 mA for standard 74 TTL

= 40 NA for standard 74 TTL

0 level noise margin = 0.8 – 0.45 = 0.35 V (μP) = 0.8 – 0.40 = 0.40 V (for standard 74 TTL O/P)

0 level fan-out to a TTL gate = 2 \div 1.6 \approx 1 $\,$ (8086/88 $\mu P)$

= $16 \div 1.6 = 10$ (for standard 74 TTL O/P)

A processor output can drive only:

- One 74XX input, or
- One 74SXX input, or
- Five 74LSXX inputs, or
- Ten 74ALSXX inputs, or
- Ten 74HCXX inputs

- Better or worse than standard
- +: Current into pin (sink)

μΡ

- -: Current out of pin (source)
- Two problems:
- Lower fan-out
- Lower noise margin

8088/86 Pin Characteristics: DC

- Input pins are TTL compatible and require only ±10µA of current (actually better than TTL inputs)
- Output pins are nearly TTL compatible, but have problems at logic 0:
 - A higher maximum logic 0 voltage of 0.45 V (instead of the TTL standard of 0.4 V)
 - This **reduces** logic 0 noise margin from 400 mV to 350 mV...
 - → So, be careful with long wiring from output pins
 - A lower logic 0 sinks a current of only 2.0 mA (instead 16 mA for the standard 74 TTL)
 - This reduces fan out capability...Solutions:
 - → Use 74LS, AL, or HC circuits for interfacing (they have a lower input current than standard 74 family circuits)
 - → Or use **buffers**

The Buses: Address, Data, Status, Control

- Address, A (for memory & I/O)
- Data, D


Status, S

Control lines

Some functions are multiplexed on the same pins to reduce chip pin count



- For both μPs: Address bus signals and A0-A19 (20 lines) for 1M byte of A014 1 2 addressing space
- Data bus signals are
 - D0-D7 for the 8088 (8-bit)
 - D0-D15 for the 8086 (16-bit)
- The address & data pins are multiplexed as:
 - AD0-AD7 (8088)
 - or AD0-AD15 (8086)
- Address/Status pins are MUXed
 - A/S for A16-19 (both μ Ps)
- The ALE O/P signal is used to demultiplex the address/data (AD) bus and also the address/status (A/S) bus.




The Status (S) Bus: 8 bits

86: #S0-S2, S3-S7

88: #S0-S2, S3-S6, #SS0

86: Address bits A16-A19 & #BHE: muxed with the status bits S3-S7.




 S3 & S4 indicate which segment register is used with the current instruction:

S ₄	S ₃	Characteristics			
0 (LOW)	0	Alternate Data (extra segment)			
0	1	Stack			
1 (HIGH)	0	Code or None			
1	1	Data			

- S5 = the IF (Interrupt flag) bit in FLAGS
- S6: 0 Spare #S0,1,2 are not MUXed. They encode bus status (current bus cycle)

Available only in the MAX mode for use by a bus controller chip



Brey: The Intel Microprocessors, 76 #SSO: Not Muxed, Min mode

Control Bus: Main Control Signals


- 1. Signals that are common to both MIN and MAX modes:
- The read output (#RD)

 (i.e. RD): indicates a read operation

 Note: The write (#WR) output: indicates a write

(a MIN mode output)

 The READY input: when low (= not ready), forces the processor to enter a wait state. Facilitates interfacing the processor to slow memory chips



or = Active low signal


Main Control Signals, Contd.


Two hardware interrupt inputs:

INTR input: Hardware interrupt request. Entertained only if the IF flag is set. The up enters an interrupt ACK cycle by lowering the **#INTA** output

The IF flag bit is set (to enable interrupts) using the STI instruction, and cleared by CLI

- NMI input: Hardware non-maskable interrupt request. Entertained regardless of the status of the IF flag. Uses interrupt vector 2
- **#TEST** input: Example: interfacing the μP with the 8087 math coprocessor. Checked by the WAIT instruction that precedes each floating point instruction. If high, the instruction waits till the #TEST input signal goes low to determine that the FP math processor has finished






processor execution to external events

© 2006 Pearson Education, Upper Saddle River, NJ 07458. All Rights Reserved.

Main Control Signals, Contd.


- CLK input: Basic timing clock for the processor. 1:3 duty cycle
- MN/#MX input: Selects either Minimum (+ 5V directly) or Maximum mode (GND)
- #BHE/S7 output (MUXed):
 #BHE: (Bus High Enable) Enables writing to the high byte of the 16-bit data bus on the 8086
 Not on 8088 (it has only 8-bit data bus- no high byte!)
- RESET input: resets the microprocessor (reboots the computer). Causes the processor to start executing at address FFFF0H (Start of last 16 bytes of ROM at the top of the 1MB memory) after disabling the INTR input interrupts (CLR IF flag). Input must be kept high for at least 50 μs. Sampled by the processor at the + ive clock edge



2. Minimum Mode Signals

For the processor to operate in the minimum mode, connect MN/#MX input directly to +5V.

- M/#IO or IO/#M output: indicates whether the address on the address bus is a memory address (IO/#M = 0) or an I/O address (IO/#M = 1)
- #WR output: indicates a write operation.
- **#INTA** output: interrupt acknowledgement. Goes low in response to a hardware interrupt request applied to the INTR input. Interrupting device uses it to put the interrupt vector number on the data bus. The up reads the number and identifies the ISR*
- ALE (address latch enable) output: Indicates that the muxed AD bus now carries address (memory or I/O). Use to latch that address to an external circuit before the processor removes it!.



Note: Address on the bus can be either for memory or I/O devices. M/#IO signal indicates which


*ISR = Interrupt Service Routine

Brey: The Intel Microprocessors, 7e

Minimum Mode Signals, Contd.

For the processor to operate in the minimum mode, connect MN/#MX input directly to +5V.

- DT/#R output: indicates if the data bus is transmitting (outputing) data (=1) or receiving (inputting) data (=0). Use to control external bidirectional buffers connected to the data bus.
- **#DEN** output: (data bus enable). Active when AD bus carries data not address. Use to activate external data buffers.
- **HOLD** input: Requests a direct memory access (DMA) from the μP . In response, the µP stops execution and places the data, address, and control buses at High Z state (floats them).
- HLDA output: Acknowledges that the processor has entered a hold state in response to HOLD.



GND [] 1		40	VCC		GND	Ц	1		40	ACC	
AD14	2		39	AD15		A14	d	2		39] A15	
AD13 [3		38	A16/S3		A13		3		38	A16/S3	
AD12 [4		37	A17/S4		A12		4		37	A17/S4	
AD11 [5		36	A18/S5		A11	q	5		36	A18/\$5	MAX
AD10 [6		35	A19/S6		A10	Ч	6		35] A19/S6	[MODE
AD9 [7	2002	34	BHE/S7		A9	\Box	7	8808	34	SSC	(HIGH)
AD8 [8	8086	33	MM/MX	[MIN]	AB	\Box	8	CPU	33] MN/MX	
AD7	9	CPU	32 🗖	RD	[MODE]	AD7	q	9	uru	32	RD	
AD6	10		31	RQ/GT0	(HOLD)	AD6	q	10		31	HOI.D	(RQ/GT0)
ADS [- 11		30	RQ/GT1	(HLDA)	AD5		11		30	HLDA	(RQ/GT1)
AD4	12		29	LOCK	(WR)	AD4	q	12		29	WR	(LOCK)
AD3 [13		28	SZ	(M/IO)	AD3	q	13		28	10/M	(\$2)
AD2	14		27	S1	$(DT/\vec{R}) \longrightarrow$	AD2	\Box	14		27	DT/FI	(Š1)
AD1	15		26	<u>50</u>	(DEN)	AD1	q	15		26	DEN	(SO)
ADO [16		25	QS0	(ALE)	ADO	q	16		25	ALE	(QS0)
NMI [17		24	QS1	(INTA)	NMI		17		24	ATM	(QS1)
INTR [18		23	TEST		INTR	q	18		23	TEST	
CLK [19		22	READY		CLK	4	19		22	READY	
GND [20		21	RESET		GND	9	20		21	RESET	
							-					

 DT/\overline{R}

·5)	#DEN	◆→ ↓ DT/#R
TABLE	9–5	Bus cycle
status	(8088)	using SS

Bidirectional

Data Buffer

μP

 IO/\overline{M}

Memory write Halt Opcode fetch I/O read I/O write Passive

 \overline{SSO}

Function

Interrupt acknowledge

Memory read

Brey: The Intel Microprocessors, 7e

(8808)

Multiprocessor System




FIGURE 13-14 A block diagram illustrating the shared and local buses.

3. Maximum Mode Signals For the processor to operate in the minimum mode, connect MN/#MX

GND | 1

AD14 1 2

AD13 🗖 3

AD12 🗖 4

AD11 🗂 5

AD10 🗆 6

AD9 🗆 7

AD8 🔲 8

AD7 🗖 9

AD6 🗖 10

AD5 🗆 11

AD4 12

AD3 13

AD2 🔲 14

AD1 🔲 15

ADO 🗀 16

CLK | 19

GND T 20

NMI

39 AD15

38 A16/S3

37 A17/S4

36 A18/S5

Table 9-6

input to ground.

- #S0,#S1,#S2 outputs: Status bits that encode the type of the current bus cycle, Used by the 8288 bus controller and the 8087 coprocessor (Table 9-6) (3 Vs 8)
 - #RQ/GT0, #RQ/GT1: Bidirectional lines for requesting and granting bus access (Request/Get). For use in multiprocessor systems. The RG/GT0 line has higher priority
- **#LOCK** output: Activated for the duration of μP instructions having the LOCK prefix. Can be used to prevent other microprocessors from using the system (shared) buses to access shared memory or I/O for the duration of such instructions, e.g.

LOCK:MOV AL,[SI]

QS0, QS1 (Queue Status) outputs: indicate the status of the ir instruction queue (Table 9 the 8087 coprocessor

to keep in step with the 8088/86

nternal -7). For use by										
QS1	QS0	Function								
0	0	Queue is idle								
0	1	First byte of opcode								
1	0	Queue is empty								
1	1	Subsequent byte of opcode								

		0		0	0		Inter I/O r		ackno	wledge
9-6	3	<u>S2</u>		<u>51</u>	SO	j		Fu	nction)
21	٢	HESET			0.10	20				
21	H	RESET			GND	320		21 6	RESET	
22	F	READY			CLK	19		22	READY	
23	F	TEST	(IIVIA)		INTR	7 18		23	TEST	(401)
24		QS1	(INTA)	→	IMN	17		24	INTA	(QS1)
25			(ALE)	-	ADO	16		25	ALE	(QS0)
27 26		S0	(DEN)	→	AD1	15		26	DEN	(\$0)
28		S1	(DT/Ä)	→	AD2	14		27	DT/R	(S 1)
29		SZ	(MAO)	<u> </u>	AD3	13		28	10/M	(S2)
30			(MR)		AD4			29	WR	(LOCK)
31			(HOLD) (HLDA)		AD5	7		30	HLDA	(RQ/GT1)
32	브	RD	•	,	AD6	9 10		31	HOLD	(RQ/GT0)
33	E	MN/MX	MIN		AB AD7	3:	CPU	33 🗆	RD RD	
34	Р	BHE/S7			A9	97	8808	34	SS0 MN/MX	(HIGH)
35	Þ	A19/S6			A10	96		35	A19/S6	
	_									MODE

I/O write

Passive

Opcode fetch

Memory read

Memory write

Halt

GND 1

A14 🗆 2

A13 🗖 3

A11 🕇 5

d4 A12

40 VCC

39 A15

38 A16/S3

37 A17/S4


36 T A18/\$5

Brey: The Intel Microproces Table 9-7

Clock Generator (8284A)

Provides the following functions:

- Clock and Sync:
 - Generates a CLK signal for the 8086/8088
 - Provides a CLK sync signal for use on multiprocessor 8086/8088 systems
 - Provides a TTL-level peripheral clock signal
- Provides RESET synchronization
- Provides READY synchronization for wait state generation




Clock Generator (8284A): Signals

Clocks & Clock Synchronization Signals

- X1 and X2: Crystal Oscillator pins. Connect a crystal of the correct frequency between these two terminals to generate the clock signal.
- EFI: External frequency input. Signal can be used as the clocking source to the 8284A instead of the crystal oscillator.
- F/#C input: Selects external EFI input (1) or the crystal oscillator (0) as the clocking source for the 8284A
- CLK output: The clock signal produced for connecting to the CLK input on the 8086/8088. ← At 1/3 rd of the crystal or EFI input frequency with 1:3 duty cycle: f_{clock} = f_{xtal}/3 = f_{EFI}/3
- OSC: Oscillator output. Same frequency as crystal or EFI. Connect to EFIs on 8284As of other μPs in multiprocessor systems (synchronized clocks)

$$f_{osc} = f_{xtal} = f_{EFI}$$

- PCLK output: peripheral clock signal at 1/6 th of the crystal or EFI input frequency (1/2 clock freq) with 1:2 duty cycle. Use to drive peripheral equipment in the system f_{pclk} = f_{xtal}/6 = f_{EFI}/6
- CSYNC input: Clock synchronization input. Should be used if EFI is used, otherwise must be grounded.



Clock Generator (8284A): Signals


RESET and ready Synchronization

RESET Signals


- #RES Reset input: Active low. Usually connected to an RC circuit to provide automatic reset at power on.
- RESET output: <u>Synchronized to Clk</u>. Connect to the 8086/8088 RESET input.

READY Signals


- #AEN1 and #AEN2 address enable inputs:
 Used with RDY1 and RDY2 inputs to generate
 the READY output. The READY output is
 connected to the READY input on the
 8086/8088 μP to control memory wait states.
- #ASYNC input: for READY output synchronization. Selects 1 or 2 stages of synchronization for the RDY1 and RDY2 inputs.



Clock Generator (8284A): Block Diagram



Typical Application of the 8284A for clock and Reset signal generation



Bus Demultiplexing and Buffering


Demultiplexing:

The address/data and address/status buses have been multiplexed to reduce the device pin count. These buses must be demultiplexed (separated) to obtain the signals required for interfacing other circuits to the μP


- Use the ALE output from the microprocessor to latch the address/status information that appear briefly on the multiplexed bus
- This makes the latched address information available for long enough time for correct interfacing, e.g. to memory

Buffering:

Fan out of output pins is limited, so output signals should be buffered in large systems



Demultiplexing the 8086 Processor Address/Data bus



3-STATE Octal D-Type Transparent /Edge-triggered Latches

General Description

These 8-bit registers feature totem-pole 3-STATE outputs designed specifically for driving highly-capacitive or relatively low-impedance loads. The high-impedance state and increased high-logic level drive provide these registers with the capability of being connected directly to and driving the bus lines in a bus-organized system without need for interface or pull-up components. They are particularly attractive for implementing buffer registers. I/O ports, bidirectional bus drivers, and working registers.

The eight latches of the DM74LS373 are transparent Dtype latches meaning that while the enable (G) is HIGH the Q outputs will follow the data (D) inputs. When the enable is taken LOW the output will be latched at the level of the data that was set up.


The eight flip-flops of the DM74LS374 are edge-triggered D-type flip flops. On the positive transition of the clock, the Q outputs will be set to the logic states that were set up at the D inputs.

A buffered output control input can be used to place the eight outputs in either a normal logic state (HIGH or LOW logic levels) or a high-impedance state. In the high-impedance state the outputs neither load nor drive the bus lines significantly.

The output control does not affect the internal operation of the latches or flip-flops. That is, the old data can be retained or new data can be entered even while the outputs are OFF.

Features Transparent (373) Edge-triggered (374)

- Choice of 8 latches or 8 D-type flip-flops in a single package
- 3-STATE bus-driving outputs
- Full parallel-access for loading
- Buffered control inputs
- P-N-P inputs reduce D-C loading on data lines



Function Table

LS373

Output Control	Enable G		D	Outpu	t		
L	Ън		Н	Н		$D \rightarrow O/P$	
L	н		L	L		Transparen	Су
L	L	-	Х	Q_0		Loot O/D	
н	X		Χ	Z		Last O/P Maintain	
H = HIGH Level (Steady State) L = LOW Level (Steady State)						Walntain	

(latched)

X = Don't Care Z = High Impedance State

Q₀ = The level of the output before steady-state input conditions were established.

Buffering

Since the microprocessor output pins provide minimum drive current at the 0 logic level, buffering is often needed if more TTL loads are connected to any bus signal: Consider 3 types of signals

- For demuxed signals: Latches used for demuxing, e.g. '373, can also provide the buffering for the demuxed lines: So, Fan out = ?
 - 0-level output can sink up to 32 mA (1 load 1.6 mA loads) Which case
 - 1-Level output can source up to 5.2 mA (1 load = 40 μ A) sets the limit?
- For non-demuxed unidirectional (always output) address and control signals (e.g. A8-15 on the 8088), buffering is requiredoften using the 74ALS244 (unidirectional) buffer.
- For non-demuxed bidirectional data signals (pin used for both in and out), buffering is often accomplished with the 74ALS245 bidirectional bus buffer

Caution: Buffering introduces a small delay in the buffered signals. This is acceptable unless memory or I/O devices operate close to the maximum bus speed

Fully DeMuxed and buffered 8088

Non-DeMuxed Address Lines (unidirectional-Always O/Ps) → 244 Buffer

74244 is an Octal Buffer with 3-state outputs


Feature Not utilized!

DeMuxed
Address Lines
(unidirectionalAlways O/Ps)
→Latch provides
the buffering

74245 is an Octal Bus
Transceiver with 3-state outputs
Feature utilized!

OE IO/M IO/M \overline{RD} '244 RD control WR bus OF A_{19/S6} A18/55 '373 A17/S4 $A_{16/S3}$ 8088 A15 A₁₄ '244 Buffered address OE $A \leftarrow X \rightarrow B$ isolation oE • with G = 1 373 ALE AD. Non-Demuxed AD **Bidirectional** Buffered AD, data **Data Lines** AD: AD₂ → 245 Buffer B₁ DT/R DEN G DIR **DIR Direction Enable external buffers** 1: A→B 0: A←B

Brey: The Intel Microprocessors, 7e



DM74LS244

Octal 3-STATE Buffer/Line Driver/Line Receiver

General Description

These buffers/line drivers are designed to improve both the performance and PC board density of 3-STATE buffers/ drivers employed as memory-address drivers, clock drivers, and bus-oriented transmitters/receivers. Featuring 400 mV of hysteresis at each low current PNP data line input, they provide improved noise rejection and high fanout outputs and can be used to drive terminated lines down to 133Ω

- Unidirectional
- Just a Buffer-No latching
- Non-inverting

Features

- 3-STATE outputs drive bus lines directly
- PNP inputs reduce DC loading on bus lines
- Hysteresis at data inputs improves noise margins
- Typical I_{OL} (sink current)

24 mA

- Typical I_{OH} (source current) -15 mA
- Typical propagation delay times 10.5 ns Inverting


Noninverting 12 ns

- Typical enable/disable time 18 ns
- Typical power dissipation (enabled)

Inverting 130 mW Noninverting 135 mW Use to determine Fan-out

Transceivers)

Connection Diagram



Function Table

Inp	Inputs					
G	Α	Υ				
L	L	L				
L	Н	Н				
Н	Х	Z				

Operation

Disabled-

Enabled-Normal

L = LOW Logic Level

H = HIGH Logic Level

X = Either LOW or HIGH Logic Level

Z = High Impedance

HiZ O/P

54LS245/DM54LS245/DM74LS245 TRI-STATE® Octal Bus Transceiver

General Description

These octal bus transceivers are designed for asynchronous two-way communication between data buses. The control function implementation minimizes external timing requirements.

The device allows data transmission from the A bus to the B bus or from the B bus to the A bus depending upon the logic level at the direction control (DIR) input. The enable input $(\overline{\mathbf{G}})$ can be used to disable the device so that the buses are effectively isolated.

Features

- Bi-Directional bus transceiver in a high-density 20-pin package
- TRI-STATE outputs drive bus lines directly

- PNP inputs reduce DC loading on bus lines
- Hysteresis at bus inputs improve noise margins
- Typical propagation delay times, port-to-port 8 ns
- Typical enable/disable times 17 ns
- IoL (sink current)

54LS 12 mA

74LS 24 mA


■ I_{OH} (source current) 54LS — 12 mA

74LS — 15 mA

Alternate Military/Aerospace device (54LS245) is available. Contact a National Semiconductor Sales Office/Distributor for specifications.

Connection Diagram

- Bidirectional
- Just a Buffer-No latching
- Non-inverting



Order Number 54LS245DMQB, 54LS245FMQB, 54LS245LMQB, DM54LS245J, DM54LS245W, DM74LS245WM or DM74LS245N See NS Package Number E20A, J20A, M20B, N20A or W20A

Function Table

DisabledHiZ O/P

Enable Control DIR

Direction Control DIR

L L B data to A bus A data to B bus Isolation

H = High Level, L = Low Level, X = Irrelevant

A-B: Open circuit, No connection

TL/F/6413-1


Enabled- Normal

Operation

Bus Timing

Timing in General

- A data transfer operation to/from the μP requires at least one bus cycle
- Each bus cycle consists of 4 clock cycles, T1, T2, T3, T4, each of period T
- With a 5 MHz processor clock:
 - $T = 1/5 \text{ MHz} = 0.2 \mu \text{s}$
 - Bus cycle = 4 T = $0.8 \mu s$
 - Max rate for memory and I/O transfers = 1/0.8 = 1.25 M fetches per sec (Fetch speed).
 - Processor executes2.5 Million Instructions per sec(MIPS) (Execute speed)



→ Fetch is slower than execute. Effect on pipelining?

Bus Timing in General, Contd.

- T1:

 Note: #RD.#WR.#INTA
- Address is emitted from the Processor are all inactive high during T1

Clock Cycle

T4


- Control signals such as ALE, DT/#R, IO/#M, etc. are also initiated

CLK

- T2
- Used primarily for changing the direction of the AD bus
- during read operations (→ then ←)
 Read or write controls are setup
- Read or write controls are setup,
 e.g. #DEN, #RD (#INTA) or #WR
- e.g. #DEN, #RD (#INTA) or #WR

 * If a Write operation, Data to be written is put on the bus for the external device to take
- * If a Read operation, AD bus is floated, so external device can put the read data on it T3 & T4:
- Actual Data transfer occurs during T3 & T4.
- In Read operations, "Data In" on the data bus is normally strobed into the processor at the start of T4
- In Write operations, "Data out" on the bus is strobed into the external device at the trailing edge of the #WR signal
- Wait States: If addressed device is too slow to allow normal data transfer scheme, it sets the READY input low (i.e. indicates NOT READY)
- * The processor samples the READY input at the end of T2. If found low, T3 is considered a "Wait" state (TW). Ready is checked again at the middle of that wait state.
- If high, it is followed by proper T3 and T4. If low (not ready), the next clock cycle is considered an additional wait state, and so on

Timing in General: Read & Write with waits




Bus Timing, Contd. Basic Data Read Timing


Timing for a basic Read cycle

Can be for either memory or I/O

On the 8088:

- For memory, IO/#M = 0
- For I/O: IO/#M = 1






Standard READ Timing Budget: 8088 @ 5MHz

- It takes the processor 3 clock cycles (3T = 3 x 200 = 600 ns with a 5 MHz clock) to take-in the memory data
- Not all this time is available for the memory device to retrieve the data and put it on the bus, there is: (See Fig. 9-12)
 - Incurred 1. Address Valid Delay, TCLAV = 110 ns max
 - Delays 2. Delay in address latch/buffer and decoders ≈ 40 ns
 - Required 3. Data-in Setup time (required min), TDVCL = 30 ns
- Maximum allowed memory access time to operate without waits
 = 3 x 200 (110+40+30) = 420 ns
- If memory has a longer access time, it needs to request wait states from the processor using the READY input
- #RD signal should be wide enough, TRLRH = 325 ns, as there may be hold time requirements for the Data-In.
 The #RD signal is extended with the insertion of wait states

INTA Read Timing, 8088

Similar to a memory or I/O read cycle, with #INTA replacing #RD



Upon accepting a hardware interrupt request from a device (on INTR I/P), the processor acknowledges this to the device and initiates an #INTA read cycle for the 1-byte interrupt number which the processor reads and uses as a pointer to the interrupt service routine

to be executed

See Fig. 9-12 for Detailed Timing Specifications


Bus Timing Basic Data Write Timing

Timing for a basic write cycle


Can be for either memory or I/O

On the 8088:

- For memory, IO/#M = 0
- For I/O: IO/#M = 1




Detailed Write Timing for the 8088





READY and Wait States: 5 MHz Clock

- If the memory or I/O device is too slow to use the standard 4T read cycle (i.e. if access time > 420 ns), wait states must be inserted into the cycle by using the READY input to the processor
- Wait states are additional clock cycles that increase the length of access time allowed for memory or I/O devices
- Wait states are inserted as multiple clock cycles (1, 2, 3, etc.) between the standard T2 and T3 cycles
- Wait time is inserted as whole clock cycles: i.e. if access time = 430 ns → insert 1 complete wait state of 200 ns!
- Inserting n wait states increase the maximum allowed access time from the normal typical value of 420 ns (with no waits) to 420 + n 200 ns ,
- i.e. Memory $t_{access} \le 420 + n 200$

Detailed Ready Timing







Note: #RD is extended with the addition of wait states


Note: #RD,#WR,#INTA are all inactive high during T1

Minimum and Maximum Modes


- MN/#MX input on 8088/8086 selects min (+5V) or max (0V) mode
- Minimum mode is the least expensive way to configure an 8086/8088 system:
 - Bus control signals are generated directly by processor
 - Good backward compatibility with earlier 8085A 8 bit processor
 - Same control signals
 - Support same peripherals
- Maximum mode provides greater versatility at higher cost.
 - New control signals introduced to support 8087 coprocessor (e.g. QS0 & QS1) and multiprocessor operation (e.g. #RQ/GT0 & RQ/GT1)
 - But important control signals omitted must be externally generated using an external bus controller, e.g. 8288. The controller decodes those control signals from the now compressed form of 3 control bits (#\$0,#\$1,#\$2)
 - Can be used with the 8087 math coprocessor
 - Can be used with multiprocessor systems
- Maximum mode no longer supported since 80286

Use of 8086 in the Minimum Mode

Microprocessor-based System




8086 Maximum Mode



8288 Bus Controller

8288 Bus Controller



Brey: The Intel Microprocessors, 7e

8288 Bus Controller: Pin Functions

- S0, S1, S2 inputs: Status bus bits from processor. Decoded by the 8288 to produce the normal control signals
- CLK input: From the 8284A clock generator
- ALE output: Address latch enable output for demuxing address/data
- DEN output: Data bus enable output to enable data bus buffer. Note opposite polarity to #DEN output in minimum mode.
- DT/#R output: Data transmit/Receive output to control direction of the bi directional data bus.
- #INTA output: Acknowledge a hardware interrupt applied to the INTR input of the processor.
- IOB input: I/O bus mode input. Selects operation in either I/O bus mode or system bus mode.
- #AEN input: Address Enable input.
 Used by the 8288 to enable memory
 control signals. Supplied by a bus
 arbiter in a multiprocessor system
- CEN input: Control Enable input. Enables the generation of command outputs from the 8288.


- #IORC output: Input/Output read control signal.
- #IOWC output: Input/Output write control signal.
- #AIOWC output: Advanced Input/Output control signal.
- #MRDC output: Memory read control signal.
- #MWTC output: Memory write control signal.
- #AMWT output: Advanced Memory write control signal.
- MCE/#PDEN output: Master cascade/Peripheral data output. Selects cascade operation if IOB=0 or enables I/O bus transceivers if IOB=5V

Effective only in the system bus mode

The Math Coprocessor: Chapter 14 (Numeric Data Processor (NDP))

- The 8086 performs integer math operations
- Floating point operations are needed, e.g. for Sqrt (X), sin (x), etc.
- These are complex math operations that require large registers, complex circuits, and large areas on the chip
- A general data processor avoids this much burden and delegates such operations to a processor designed specifically for this purpose e.g. math coprocessor (8087) for the 8086
- The 8086 and the 8087 coprocessors operate in parallel and share the busses and memory resources
- The 8086 marks floating point operations as ESC instructions, will ignore them and 8087 will pick them up and execute them

The 8087 Coprocessor: Organization



Brey: The Intel Microprocessors, 7e

8086 Maximum mode outputs for NDP Connection

Bus Status Outputs S0-S2:
 Status bits that encode the type of the current bus cycle

Table 9-7


<u>52</u>	S1	50	Function
0	0	0	Interrupt acknowledge
0	0	1	I/O read
0	1	0	!/O write
0	1	1	Halt
1	0	0	Opcode fetch
1	0	1	Memory read
1	1	0	Memory write
1	1	1	Passive

Bus Request/Grant Outputs RQ0/GT0:
 Allow 8087 to request use of the bus,
 e.g. for DMA memory access

Queue Status Outputs QS1,QS0:

- For use by coprocessors that receive their instructions via ESC prefix.
- Allow the coprocessor to track the progress of an instruction through the 8086 queue and help it determine when to access the bus for the escape op-code and operand.
- Indicate the status of the internal instruction queue as given in the table:

QS1	QS0	
0	0	Queue is idle
0	1	First byte of opcode from queue
1	0	Queue is empty
1	1	Subsequent byte of opcode from queue



Brey: The Intel Micropr

Synchronization between 8086 & the 8087 Coprocessor

8086/8088 The assembler marks Coprocessor all FP instructions as ESC instructions having a Wake up the coprocessor **ESC** special range of opcodes. Monitor the The Coprocessor monitors 8096 or 8088 the 8086 bus activities and Intercepts such instructions, Sets BUSY captures them for execution high Deactivate the Execute host's TEST pin and 8086 instructions execute the specified FP operation WAIT instructions Lowers BUSY can be used to halt the Activate the 8086 to ensure that the WAIT Wake up the 8086 or 8088 TEST pin 8087 has finished a crucial

e.g. storing FP results in memory.

step,

Programming the 8087

Sequence of FP operations:

- Operand data is loaded from memory into 8087 registers
- 2. Do the FP operation in the 8087
- 3. Store FP results from the 8087 to memory
- FP Instructions use the top of the 80-bit register data stack (ST (0)) as the default operand (needs not be mentioned), e.g.

FLDPI ; loads PI (= π) into the top of the stack. i.e. into register ST(0)

- When something is put on top of the stack, a stack PUSH occurs automatically
- When something is removed from the top of the stack, an automatic stack POP occurs

