BF(ETRT) SEMITTI (Ren) my 2013/13 P-SP. plan-4 Auni

P4-RT-Exam.-Feb.-13-3-45

Con.	8837–13.	(REVISED COURSE)	GS-3535
		(3 Hours)	[Total Marks: 100
N.B.:	(2) Solve	ion No. 1 is compulsory. any four out of remaining six. ne suitable data wherever necessary.	
1. Ex	(a) Data(b) Arch(c) Mult	fly using appropriate diagrams wherever necessary a and Program memory hitectural differences between DSP processor and retiported memory cial Addressing modes in P-DSP's.	
) Explain v	architectural features of TMS3206X. what do you mean by pipeline depth and explain in the pipeline performance.	10 what way this depth 10
		Interpolation filter? How can it be implemented us hip peripherals and their functional requirements in ocessor.	
	_	Interrupt Mask Register and Interrupt Flag Register salient features of ADSP21XX series DSP processor	
5. (a)	based sys	s clock speed (crystal) affect the system through put is stem? What are the techniques used by designers to wer crystal speed?	— ·
(b)	What are	various functional units of C54X CPU? Explain in a select and store unit (CSSU) and exponent encodes	
` '	What are t	alient features of Motorola DSP 563XX. the various P-DSP families and their applications? Dissidered while choosing DSP Processor.	iscuss various factors 10
7. Wr		otes on (any two):- ementation of FIR and IIR filters using C54X proce	20 essor

(b) Role of interrupt pins in a DSP device

(c) FFT algorithm using typical DSP.