

57 EC K15F0300 NOV 2015

VII Semester B.Tech. Degree (Reg./Supple./Improve. - Including Part Time) **Examination, November 2015**

(2007 Admn. - Onwards)

PT 2K6/2K6 EC 701 : MICRO ELECTRONICS TECHNOLOGY

Time: 3 Hours

Max. Marks: 100

P.T.O.

	PART – A	
a)	Explain subtractive etching and additive etching with neat diagrams.	5
b)	Describe the possible defects in epitaxial growth.	5
c)	Draw the schematic of a simple Biomos inverter and explain its operation.	5
d)	What is sub threshold conduction and DIBL effect?	5
e)	What are stick diagrams? Give the encodings for a simple nMOS process?	5
f)	List the various λ based design rules adopted for the transistor in nMOS, PMOS and CMOS.	5
g)	Briefly describe scattering in nano transistors.	5
h)	Briefly explain electron spin transport.	5
	PART-B	,
Ex	plain CVD process for Si in detail with neat diagram. OR	15
i)	Explain the Deal-grove model of formation of SiO2 and analyse the prediction of oxide thickness.	10
ii)	List the effects of crystal defects in semiconductor fabrication.	5
	b) c) d) e) f) g) h)	 a) Explain subtractive etching and additive etching with neat diagrams. b) Describe the possible defects in epitaxial growth. c) Draw the schematic of a simple Biomos inverter and explain its operation. d) What is sub threshold conduction and DIBL effect? e) What are stick diagrams? Give the encodings for a simple nMOS process? f) List the various λ based design rules adopted for the transistor in nMOS, PMOS and CMOS. g) Briefly describe scattering in nano transistors. h) Briefly explain electron spin transport. PART – B Explain CVD process for Si in detail with neat diagram. OR i) Explain the Deal-grove model of formation of SiO2 and analyse the prediction of oxide thickness.

K15F 0300

		The supression for Ids in a nMOS transistor in the different regions of	
4.	i)		10
		operations.	d
	ii)	Mention the types of nMOS transistors and give their output characteristics an	u E
		parameters.	5
		OR	
5.	i)	What are hot carrier?	5
	ii)	How hot carriers affect the performance of BJT and MOS?	10
6.	i)	Give the stick diagram of the logic function $X = A + B.C$ using nMOS stick	
٥.	''	layout design style.	10
	•••		5
	II)	Draw the stick diagram of CMOS inverter.	J
		OR	
7.	Gi	ive the nMOS implementation of Sum and Carry output of a half adder circuit?	
	Dr	raw the layout of the above circuits.	15
0	\A/-	ito about natas an i	15
Ö.		rite short notes on :	13
	i)	Junction Isolation and Trench Isolation.	
	ii)	Ballistic nano transistors.	15
		OR	
9.	i)	Explain the SWAMI Process in detail with appropriate diagrams.	10
	ii)	Write about the Ohms law in nanometer scaled devices.	5