Reg.	No.	:	****	• •	••	••		•	 	4	•••		4	•	•		•	•

VI Semester B.Tech. Degree (Reg./Sup./Imp. – Including Part Time) Examination, May 2013 (2007 Admn. Onwards) PT2K6/2K6EC 606(A): DESIGNING WITH VHDL

Time: 3	Hours Max. Marks :	100
11	nstruction : Answer all questions.	
b) V c) V d) V e) [f) [g) H	State the rules for writing an identifier. What is a sensitivity list? What are packages? What are procedures? Describe the approaches for creating test benches. Define a s—a—o fault. How do you identify a buried node in a CPLD? What is FPGA?	
	What are the different data types used in VHDL? Explain with examples. OR What are the different ways of writing the architecture of VHDL program?	15 15
	Using generic, design a set of registers with asynchronous reset and load. OR With an example, show how an operator can be overloaded in VHDL.	15 15
·	Design a circuit in VHDL that can detect 101 in a given sequence of input. OR Write a test bench program for a 3 bit up counter with preset and clear.	15 15
5. a) V	Write a short note on metastability resolution time. Explain the different nethods by which this can be implemented in the circuit.	15
,	With an example in VHDL, show how a Moore machine is different from a Mealy machine.	15