



8. a) Implement the following function using multiplexer :
b) Explain race-around condition in SR flip-flop. Explain how this condition is avoided in JK flip-flop.
c) Draw the timing diagram of a 3-bit ring counter. $4 + (3 + 4) + 4$
9. a) Design a 4-bit up/down synchronous serial counter using JK flip-flops and other necessary logic gates. Use one direction control input, D. If $D = 0$, the counter will count up and for $D = 1$, the counter will count down.
b) Draw the circuit diagram of a mod-8 ripple counter using JK flip-flops. Draw the output waveforms also. Obtain the state table and hence show the corresponding state diagram. $7 + 8$
10. a) Draw a neat diagram for a weighted resistor type DAC and explain its operation.
b) Describe the operation of successive approximation type ADC. How many clock pulses are required in worst case for each conversion cycle of an 8-bit SAR type ADC ? $7 + (7 + 1)$
11. Write short notes on any *three* of the following : 3×5
- a) Switch-tail ring counter
 - b) Lock-out phenomena in counters
 - c) Parity checker/generator
 - d) PLA
 - e) Totem-pole configuration of TTL.

