


(3 Hours)

[ Total Marks : 100 ]

- N.B. (1) Question No. 1 is **compulsory** and solve any four questions out of remaining **six** questions.  
 (2) Assume **suitable** data if **necessary** and mention that assumption while solving that question.  
 (3) **Figures to the right** indicate **full marks**.


## 1. Any four :—

- (a) If input  $V_i$  is 1 kHz square wave with 30 V p-p voltage applied to a given circuit with practical diode of silicon. Determine  $V_o$  and draw waveform. 5



- (b) For the fixed-biased configuration given, determine the following :— 5

- (i)  $I_{BQ}, I_{CQ}$
- (ii)  $V_{CEQ}$
- (iii)  $V_{BE}$
- (iv)  $V_{BC}$



- (c) Explain basic construction of a **n**-channel JFET and explain working of n-channel JFET for  $V_{GS} = 0$  and  $V_{GS} < 0$  and draw  $I_D$  v/s  $V_{DS}$  characteristic of the same. 5
- (d) If  $I_E = 3.2\text{ mA}$ ,  $h_{fe} = 150$ ,  $h_{oe} = 25\text{ }\mu\text{mho}$  and  $h_{ob} = 0.5\text{ }\mu\text{s}$  for transistor then determine and draw : 5
- (i) The common-emitter hybrid equivalent circuit
  - (ii) The common-base  $r_e$  model circuit.
- (e) Compare 'L' and 'C' filter circuit. 5

2. (a) For a standard voltage-divider bias configuration of C-E amplifier with  $R_E$  bypassed by a capacitor  $C_E$  the following data is given — 12

$$V_{CC} = 22 \text{ V}, R_1 = 56 \text{ k}\Omega, R_2 = 8.2 \text{ k}\Omega, R_C = 6.8 \text{ k}\Omega, R_E = 1.5 \text{ k}\Omega,$$

$$C_{ci} = C_{co} = 10 \mu\text{F}, C_E = 20 \mu\text{F}, \beta = 90.$$


Determine :

- (a)  $r_e$
- (b)  $Z_i$
- (c)  $Z_o$  for  $r_o = \infty\Omega$
- (d)  $A_v$  for  $r_o = \infty\Omega$ .
- (e) Re-calculate parameters of part (b) through (d) if  $r_o = \frac{1}{h_{oe}} = 50 \text{ k}\Omega$


and compare the results.

[ TURN OVER


- (b) A power transistor is used as a switch. Calculate the currents, output voltage and power dissipated in the transistor for the given circuit when  $V_I = 0$  V and 12 V. Circuit and transistor parameters are :  $R_B = 240 \Omega$ ,  $V_{CC} = 12$  V,  $V_{BE(ON)} = 0.7$  V,  $V_{CE(Sat)} = 0.1$  V,  $\beta = 75$ . Assume the load is a motor with an effective resistance of  $R_C = 5 \Omega$ .



3. (a) Design a full wave bridge rectifier to meet particular specifications. It should produce a peak output voltage of 12 V and deliver 120 mA to the load  $R_L$ . Output must be with a ripple of not more than 5%. An input line voltage of 120 V (rms), 60 Hz is available. 8
- (b) Draw and explain working of a voltage doubler circuit. 6
- (c) The zener diode regulator circuit shown has an input voltage ( $V_{PS}$ ) that varies between 10 and 14 V and load resistance varies between  $20 \Omega$  and  $100 \Omega$ . Assume 5.6 V. Zener diode is used and assume  $I_Z^{(min.)} = 0.1 I_Z^{(max)}$ . Find the value of  $R_i$  required and the minimum power rating of the diode. 6



4. (a) Determine the following for the given network  $I_{DSS} = 9 \text{ mA}$  and  $V_P = -3 \text{ V}$ . 10



- (1)  $I_{DQ}$  and  $V_{GSQ}$   
(2)  $V_{DS}$   
(3)  $V_D$   
(4)  $V_s$

You can use Graphical method.

- (b) Draw npn BJT common collector (emitter follower) amplifier circuit and derive equation for small-signal voltage gain  $A_v$  using  $\pi$  model. 10

5. Design a single stage CS JFET amplifier using potential divider biasing for the following 20 specifications :—

$$V_o = 2 \text{ V}$$

$$f_L = 20 \text{ Hz}$$

$$I_D = 3.3 \pm 0.6 \text{ mA}$$

$$|A_V| = 11$$

Use BFW 11.

Calculate  $R_i$ ,  $R_o$  and  $V_{o(\max)}$  for the designed amplifier.

6. Design a single stage CE BJT amplifier using BC 147A to satisfy the following 20 specifications :—

$$|A_V| \geq 120$$

$$S I_{CO} \leq 8$$

$$V_{CC} = 24 \text{ V}$$

$$R_L = 10 \text{ k}\Omega$$

$$f_L \text{ is better than } 10 \text{ Hz}$$

$$I_{ca} = 3 \text{ mA}$$

Estimate  $R_i$  and  $R_o$  of designed amplifier. If  $R_i \geq 3 \text{ k}\Omega$  is a new specification added then without changing the selected transistor suggest suitable modifications in the above design. What sacrifices you have made ?

7. Write short notes (any three) :—

20

- (a) Construction, working and transfer characteristic of n-channel enhancement type MOSFET
- (b) Comparison of performance of CE, CB and CC BJT amplifiers
- (c) Construction, process of electroluminescence of Light-Emitting Diode (LED)
- (d) Multistage Amplifiers
- (e) Photodiodes and Schottky Barrier Diode.

BEC DATA SHEET

Transistor type	$P_{dmax}$	$I_{Cmax}$ @ 25°C	$V_{CE}^{(sat)}$ volts	$V_{CBO}$ volts	$V_{CEO}$ (Sus)	$V_{CER}$ (Sus)	$V_{BEO}$ volts	$T_{j, max}$	D.C. current	gain	Small Signal	$h_{fe}$	$V_{BE}$ max.	$\theta_{C/W}$	Dera above 25°C
-----------------	------------	----------------------	---------------------------	--------------------	--------------------	--------------------	--------------------	--------------	--------------	------	-----------------	----------	------------------	----------------	-----------------------

BEW 11-JFET MUTUAL CHARACTERISTICS

Channel IFET

Channel JFET		$V_{DS}$ max. Volts	$V_{DG}$ max. Volts	$V_{GS}$ max. Volts	$P_d$ max. @25°C	$T_j$ max.	$I_{DSS}$	$\theta_{j\alpha}$ (typical)	$-V_p$ , Volts	$r_d$	Derate above 25°C	$\theta_{ja}$
Type												
822		50	50	50	300 mW	175°C	2 mA	3000 $\mu$ V	6	50 k $\Omega$	2 mW/ $^{\circ}$ C	0.59°C/mW
Y 11 (typical)		30	30	30	300 mW	200°C	7 mA	5600 $\mu$ V	2.5	50 k $\Omega$	—	0.59°C/mW