

Code No. : 5296/S

FACULTY OF INFORMATICS B.E. 4/4 (IT) I Semester (Suppl.) Examination, June 2012 VLSI DESIGN

Time: 3 Hours]

[Max. Marks: 75

Note: Answer all questions from Part A. Answer any five questions from Part B.

DADT	(25 Marks)
1. Explain VLSI design flow.	Series As Angles Mills L
2. Realize XNOR gate using transmission gates and FETs.	STATEMENT OF THE WASHINGTON THE
3. What is meant by Bubble pushing?	saton none annivi 2
4. Draw the layout for non-inverting buffer	E a) buster is seene
5. Give the stick diagram for NAND-2 gate.	The brings dp.H. (4.3
6. What is the significance of gate delays?	2
7. Differentiate between carry look ahead and ripple carry adder.	2
8. What is meant by clock skew ? Explain.	3
9. Draw the pseudo nMOS circuit for f ₂ (a.b) + (c.d).	2
10. Draw XOR mirror circuit. What is the significance of mirror circ	
PART-B	(50 Marks)
11. a) Design a 4:1 MUX using three 2:1 TG multiplexors.b) Derive FET capacitances.	5
12. a) Define Latch up? Why latch up occurs in CMOS circuits and remedies for this latch up problem?	5 explain the
b) Give RC model of a FET and explain.	5 5
(This paper contains 2 pages) 1	P.T.O.

13.	a)) What is meant by photolithography? Explain in detail.	5
	b)	Discuss FET sizing and unit transistor.	5
14.	a)	Explain the principle of SRAM with neat circuit diagram.	5
	b)	Explain tristate inverter circuits.	5
15.	a)	Construct a verilog module for 5-bit shift register.	5
	b)	Explain floor planning and routing.	5
16.	a)	Differentiate between structural gate-level modeling and behavioral modeling.	5
Ę,		Discuss crossfulk in VI Cl design	
17.	W	rite short notes on the following:	5)
ŝ.	a)	Mirror circuits.	
	b)	High speed multipliers.	
		Give the soul diagram for that the property of the soul property in the	, Ç
			. Ö
		1. 14. 14. 14. 14. 14. 14. 14. 14. 14. 1	
		· The second of the second o	
		en e	Sager .
		New Washington and State of the Control of the State of t	.()
7	r.a ·		
		A CONTRACTOR OF THE STATE OF TH	