- (2) From remaining six questions solve any four questions.
- (3) Assume suitable additional data if required.
- (4) Figures to the right indicate full marks.
- - (b) For the logic diagram shown in the figure below carry out the detailed analysis (including 12 state diagram). X is the input signal and Z is output signal.





(a) Explain the path sensitization method of fault detection and location. What are the advantages 10 and disadvantages of the path sensitization method ? Use this method for the following circuit :---



- (b) Implement the following sets of functions using a decoder and some gates. Design the 10 logic for minimum chip count.
 - $\begin{array}{l} \mathsf{F_1}(\mathsf{A}, \; \mathsf{B}, \; \mathsf{C}) = \sum m \; (0, \; 1, \; 2) \\ \mathsf{F_2}(\mathsf{A}, \; \mathsf{B}, \; \mathsf{C}) = \sum m \; (1, \; 2, \; 3, \; 4, \; 5, \; 7) \\ \mathsf{F_3}(\mathsf{A}, \; \mathsf{B}, \; \mathsf{C}) = \sum m \; (2, \; 3, \; 5, \; 7). \end{array}$
- (a) The incoming serial data is to be detected in overlapping mode for the sequence 10110 12 The output Z is asserted high when the sequence is received. Draw the state diagram and realize the logic using D-flip-flops and gates.
 - (b) For the circuit given below determine the number of logic hazards. What product terms are a necessary to eliminate these logic hazards? Write the logic hazard free function for the circuit.



[TURN OVER

Con. 5362-BB-7509-07.

- (a) Design a circuit to implement a BCD to 2421 code converter using PAL. The signal list is F₃, F₂, F₁, F₀, I₃, I₂, I₁, I₀.
 - (b) Minimize the state diagram in **figure** given below and implement the logic using D-flip-flops **12** and gates.



- Consider the following faults of the D F/F circuit of figure a₀, b₀, c₀, d₀, e₁, f₁, g₁, h₁ where 20 a, b, h denote the location of the faults in the circuit and the subscript 0 and 1 denote s-a-0 and s-a-1 faults respectively
 - (a) Determine the undetectable fautls
 - (b) Determine the indistinguishable faults
 - (c) Find the optimum test sequence to detect these faults



359 : 2ndHf-J

Con. 5362-BB-7509-07.

State diagram for a sequential network is shown below. Realise the network using IC 745163 20 6. and PLA. Use the order Q_D, Q_C, Q_B, Q_A for the state variables. Operation of 745163 is also shown :---

3





Clear	Load	PT	QD	Qc	QB	QA	
0	Х	Х	0	0	0	0	(Clear)
1	0	Х	D _D	Dc	DB	DA	(Load)
1	1	0	QD	Qc	QB	QA	(No change)
1	1	1	Present State +1				(Increment count)

Two four bit numbers are loaded in two shift registers X and Y which are part of a digital system. 7. It is desired to design this system which will work as a four bit serial adder. The input-output signals are shown in the Schematic diagram.



On receiving 'start' it will begin the serial operation of adding the numbers in the registers X and Y. After the operation is over the sum will be stored in the register X, the carry will be available as an output and it will output 'Done'.

Make a functional partition diagram of the system and MDS diagram of its controller. Design the controller.

20