SEI IT / III / CR) Digital logic Design & Application

24:1ST HALF-13(s)-JP

24 : 1ST HALF-13 (s)-JP			
Con. 6580-13.			
		(3 Hours)	Total Marks: 100
N	I.B.	 Question No. 1 is compulsory. Answer any four out of remaining six questions. All questions carry equal marks. Assume suitable data if required. 	
1.	(b) (c)	Write the Hamming code for 1100. Perform $942_{(10)} - 573_{(10)}$ in BCD using 10's complement. Convert T flipflop into D flipflop. Implement following function using 8:1 MUX F (A, B, C, D) = \sum m (0, 2, 6, 10, 12, 14)	 5 5 5 5
		Design and implement BCD to ex-3 code converter. Design 2 bit up/down asynchronous counter.	10 10
	, ,	Write short note on PAL and PLA. Given the logic expression $AB + A\overline{C} + C + AD + A\overline{B}C + ABC$ (i) Express in std SOP form (ii) Minimize using k-map and realize using only NOR gates.	8 12
	` '	Design 3 bit comparator. Minimize using Quine Mc Clusky method $F(A, B, C, D) = \sum (0, 1, 3, 5, 7, 9, 11, 14) + d(2, 14)$	10
	` '	Design full subtractor using 2 half subtractor. Design 2 bit look ahead carry generator.	10 10
		Design a synchronous counter for the following sequence using T 6-3-5-2-0-4-1-7	
•	(b)	Prove that NAND and NOR are Universal Gates.	8
7.	Wri	te short notes on any two:— (a) Priority encoder (b) VHDL Programming feature (c) CAD Tools.	20