Nirma University

Institute of Technology

Supplementary Examination (SPE), August - 2022
B. Tech. in Computer Science and Engineering, Semester-IV
2CS401 Computer Architecture

Data				
Roll / Exam No.			Supervisor's initial with date	7.74
Time: 3 Hours		urs	The state of the s	Max. Marks: 100
Instru	ctions:	 Attempt all question Figures to right ind Use section-wise set Draw neat sketches 	icate full marks. eparate answer book.	
			SECTION – I	
Q-1	Ans	wer the following Que	stions	[24]
A CO2, BL3	Write a program to evaluate the arithmetic statement X = [A + B - C * (D * E - F)] / [G + H * K] a) Using a general register computer with two address instructions b) Using a general register computer with zero address instructions			
	L	of Osing a general regis	ter computer with zero add	ress instructions
B CO2, BL3	men is 8I a b	and the content of memory at address 32E is (39F. What is the instruction is executed the contents of memory and memory at address 32E is (39F.) What is the instruction is executed the contents of memory at a content of memory	of registers PC, AR, DR values of E, I, and the S	2E. The content of bry at address 9AC executed next? ed in the AC when
C CO2, BL6	sBR eight micr	wired control unit is The size of control mand CAR available in t consecutive memory coinstruction is of 20 bir F1 F2 Bits) (3 bits) (Formulate the correct Give the symbolic mid the basic computer: ADD (Opcode: 100): BRANCH (Opcode: 1	3 bits) (2 bits) (3 bits) (2 bits) (2 bits) (4 bits) (2 b	ogrammed control e are two registers oprogram can use rol memory. The ng fields: R AD oits) (7 bits) is computer g instructions of

reading the effective address phases of the instruction cycle. Assume the necessary values for the fields of a microinstruction. Instruction format of the basic computer is of 16 bits and the opcode is of 3 bits. State your assumptions clearly. The content of AC should not be changed unless it is specified in the instruction.

0-2 Do as directed

[14]

[80]

[06]

Give the design of overlapped register window configuration for a A CO3, computer having 85 registers and six procedures P1, P2, P3, P4, P5 and BL4 P6. Adjacency of procedures is defined as follows: P3 is adjacent to P1 and P6. P2 is adjacent to P1 and P5. P5 is adjacent to P2 and P4. P4 is adjacent to P5 and P6. P6 is adjacent to P3 and P4. There are 13 global registers and 5 common registers between two adjacent procedures. Also specify the window size for each procedure.

Design an arithmetic circuit with one selection variable S and two n-bit B CO3, data inputs A and B. The circuit generates the following four arithmetic BL₆ operations in conjunction with the input carry Cin. Draw the logic diagram for the first two stages.

S	Cin = 0	Cin = 1
0	F = A + B (add)	F = A + 1 (increment)
1	F = A - 1 (decrement)	F = A + B' + 1 (subtract)

Q-3 Do as directed

[12]

Derive the control gates associated with the program counter PC in the CO2, basic computer and design a circuit for the same. BL3

[06]

[06]

OR

- Design the inter-connection of all the basic computer registers through A CO2, a common bus. Also specify the purpose and size of each and every BL6 register used in terms of number of bits. Assume the memory size to be considered is 4096 x 16.
- The content of the top of a memory stack is 5320. The content of the B [06] CO2, stack pointer SP is 3560. A three word call subroutine instruction is BL4 located in memory at address 1120 followed by the address field of 6720 at location 1122. What are the content of PC, SP, and the top of the stack:
 - a) before the call instruction is fetched from memory?
 - b) after the call instruction is executed?
 - c) after the return from subroutine?

OR

- A two-word instruction is stored in memory at an address designated by B CO2, the symbol W. The address field of the instruction (stored at W+1) is BL4 designated by the symbol Y. The operand used during the execution of the instruction is stored at an address symbolized by Z. An index register contains the value X. State how Z is calculated from the other addresses if the addressing mode of the instruction is
 - a) Direct b) Indirect c) Relative d) Indexed

Page 2 of 4

[06]

SECTION - II

Q-4	Answer the following Questions	[24]			
A CO1, BL4	In certain scientific computations, it is necessary to perform the arithmetic operation $(A_i * B_i) + (C_i * D_i)$ with a stream of numbers. Specify a pipeline configuration to carry out this task. List the contents of all the registers in the pipeline for tasks $i = 1$ to 7. Also design a space time diagram for the same.	[08]			
B CO1, BL5	Show the multiplication of $(+14)$ x (-23) using Booth's algorithm. For each step, give the contents of all the registers, flipflops and counters involved in the process.	[08]			
C CO3, BL5	Show the division of 123 by 12 using restoring method. For each step, give the contents of E, A, Q, B and SC involved in the process. Assume that the registers with minimum required storage capacity are available.	[80]			
Q-5	Do as directed	[14]			
A CO2, BL3	Consider the following instructions to be executed using a RISC pipeline: LOAD from memory to R1 DECREMENT R2 ADD R3 TO R4	[08]			
	ADD R2 to R1 ADD R5 AND R6				
	 BRANCH TO ADDRESS X a) Design the three segment RISC instruction pipeline for the above instructions by inserting the minimum number of no operation instructions to avoid the conflict. b) Redesign the same pipeline by removing the no operations to achieve the minimum number of clock cycles. 				
B CO2, BL6	Assume that a computer system needs 512 bytes of RAM and 512 bytes of ROM. Consider the RAM chips available are of 128 x 8 size and ROM chips available are 512 x 8 size. a) Design the connection of memory chips to the CPU for the specified configuration b) Specify the memory address map table for the same	[06]			
Q-6	Do as directed	[12]			
A CO3, BL2	Design the block diagram to show the configuration of daisy chaining priority mechanism. Give the logic of priority interrupt hardware and one stage of priority arrangement.	[06]			
OR					
A CO3, BL2	Design and explain the block diagram of Associative memory. How is the Match Logic for the same formulated?	[06]			

B Design an array multiplier to multiply two 3-bit numbers. [06] cos, BL3

OR

- B A digital computer has a memory unit of 64K x 16 and a cache memory [06 co3, of 1K words. The cache uses direct mapping with a block size of four words.
 - a) How many bits are there in the tag, index, block and word fields of the address format?
 - b) How many bits are there in each word of cache, and how are they divided into functions? Include a valid bit.
 - c) How many blocks can the cache accommodate?