StM-VI(R)-ETRX - Comp Organisalin

97 1st half-12-(j)JP

Con. 4843-12.

GN-9707

							(3	3 Hou	rs)			[]	otal Mar k	s:	100
N.B.		 (1) Question No. 1 is compulsory. (2) Attempt any four questions out of remaining six questions. (3) Figures to the right indicate full marks. 													
1.	(a)	Solve using Booth's algorithm. Multiplicand (M) = -7 (1001), Multiplier (Q) = 3 (0011) A = 0000.										5			
	(c)	Write microinstructions for instruction Add R _o , [R ₃]. Draw the register structure of IA 32 family. What happens when the following ARM instructions are executed? (i) MLA R4, R3, R7, R8 (ii) BL func.										5 5 5			
2.		Explain the concept of Cache memory with reference to the principle of locality of reference, hit ratio and different Cache architectures.									10				
	(b)		Explain how a virtual address is converted into physical address using paging. 10 Also explain TLB.								10				
3.	(a) (b)	Expl											tration. elp of timi	ng	10 10
4.		Cons (2k) and How map	sider a words it con many pping to (i) D (ii) A	a Cache and as sists of	e cons ssume f 48 blare ther ues i.e	isting of that th ock s . e in ea	of 12t e ma ich of	8 bloc in me	ks of 1 mory is	6 word addre	ds each essable	h, for a by a 1	control un total of 20, 6 bit addre s for differe	48 ss	10
5.	(a)			vchart for restoring division method and explain using oming restoring division using numbers Dividend = 8 and									10		
	(b)	What is pipelining? Explain data hazard and code hazard in pipelining.							,.	10					
6.	(a)	What are various steps taken by the CPU in interrupt processing? Explain how multiple devices share a single interrupt line.									10				
	(b)	-												10	
7.	(a) (b)	What betw	it is the veen C	e neces	sity of	replac y and	emer main	nt algo	orithm ory usi	? Sho	w how		are replace cies :—	ed	10 10