## TE Sem VI Rev. Course M/J-2013 Elective I: CO

ws Feb. 2013-(f) 30

Can	10047	13
COH.	10047-	-i ).

GS-1513

		(3 Hours) [Total Marks:	100
N.	B. :	<ol> <li>Question No. 1 is compulsory.</li> <li>Attempt any four questions out of the remaining six questions.</li> <li>Figures to the right indicate full marks.</li> </ol>	•
1.	(b) (c)	Explain restoring division algorithm using an example and draw its flowchart. Write microinstructions for the instruction Add $R_0$ , $[R_3]$ . Draw register structure of IA-32 family. Explain in brief using memory segmentation how 64 Terabytes of virtual memory address can be accessed.	5 5 5
2.	(a)	Multiply following using Booth's algorithm:  (i) (-4) * (-9)  (ii) (-7) * (3).	10
	(b)	Compare horizontal microprogramming with vertical microprogramming.	10
3.	•	Explain various characteristics of memory.  What is the necessity of replacement algorithm? Show how pages are replaced between cache and main memory using replacement policies:  (i) LRU (ii) FIFO (iii) LFU.	10 10
1.		Explain register structure in ARM family architecture. Write various DMA transfer modes in brief with suitable example.	10 10
5.	(a)	What is bus contention? How is it resolved by using bus arbitration? Explain various bus arbitration methods.	10
	(b)	Design a 4 bit fast adder (carry look ahead adder).	10
· •	(a)	Explain concept of cache memory with reference to principle of locality, Hit ratio and draw and explain different cache architectures.	10
	(b)	What happens when the following ARM instructions are executed?  (i) MUL R <sub>1</sub> , R <sub>2</sub> , R <sub>3</sub> (ii) BL target  (iii) ADDS R <sub>2</sub> , R <sub>3</sub> , R <sub>4</sub> (iv) RSBLES R <sub>1</sub> , R <sub>2</sub> , # 5.	10
	` '	What are different addressing modes of IA-32 family? Explain with example. What is virtual memory? How paging is useful in implementing virtual memory?	