C-Based VLSI Design

C-Based VLSI Design by Indian Institute of Technology Guwahati

Beginner 0(0 Ratings) 0 Students enrolled
Created by Guwahati Staff Last updated Sat, 12-Mar-2022 English


C-Based VLSI Design free videos and free material uploaded by Indian Institute of Technology, Guwahati (IIT Guwahati). This session contains about C-Based VLSI Design Updated syllabus , Lecture notes , videos , MCQ , Privious Question papers and Toppers Training Provided Training of this course. If Material not uploaded check another subject

Syllabus / What will i learn?

Week-1: Introduction to Electronic Design Automation

Week-2: Introduction to C-based VLSI Design: Background

Week-3: Introduction to C-based VLSI Design: HLS Flow

Week-4: C-Based VLSI Design: Scheduling

Week-5: C-Based VLSI Design: Resource allocation and Binding, Data-path and Controller Generation

Week-6: Efficient Synthesis of C Code

Week-7: Hardware Efficient C Coding

Week-8: Impact of Compiler Optimizations in Hardware

Week-9: Verification of High-level Synthesis

Week-10: FPGA Technology Mapping

Week-11: Securing Design with High-level Synthesis

Week-12: Recent Advances in C-Based VLSI Design



Curriculum for this course
0 Lessons 00:00:00 Hours
+ View more
Description

This course discussed how a C code can be automatically translated into register transfer level (RTL) design using high-level synthesis (HLS). HLS is an active domain of research in recent times in the domain of electronic Design Automation (EDA) of VLSI. This course will help the student to (i) understand the overall HLS flow, (ii) how a C-code will be converted to its equivalent hardware, (iii) how to write c-code for efficient hardware generation and (iv) how the common software compiler optimization can help to improve the circuit performance. Also, advanced topics like HLS for FPGA targets, HLS for Security, optimizations at RTL level and verification challenges of HLS will be covered. This course will help the student to take up research in the domain of HLS. Also, this course will help the student to become proficient for EDA industries.

INTENDED AUDIENCE : Final year BTech Student, MTech and PhD students, engineers from VLSI industries

PREREQUISITES : (1) Basic knowledge of digital design (2) Basic knowledge of Data structures and algorithms (3) Basic knowledge of Verilog. The students may go through the first six lectures of https://nptel.ac.in/courses/106/105/106105083/ to learn Verilog.

INDUSTRY SUPPORT : Synopsys, Cadence, Mentor Graphics, Intel, Xilinx

You need online training / explanation for this course?
1:1 Online Training / Explanation Fee: 1 /- Month

1 to 1 Online Training contact instructor for demo :


+ View more

Other related courses
Updated Wed, 22-Apr-2020
26 Lessons
5 Free
Updated Wed, 22-Apr-2020
11 Lessons
0 Free
Updated Wed, 22-Apr-2020
29 Lessons
0 Free
Updated Sun, 20-Sep-2020
24 Lessons
0 ₹ 199
Updated Wed, 24-Feb-2021
35 Lessons
0 Free
Updated Wed, 22-Apr-2020
20 Lessons
0 Free
Updated Wed, 22-Apr-2020
38 Lessons
0 Free
Updated Thu, 30-Apr-2020
10 Lessons
0 Free
Updated Thu, 30-Apr-2020
43 Lessons
0 Free
About the instructor
  • 0 Reviews
  • 1 Students
  • 174 Courses
+ View more
Student feedback
0
Average rating
  • 0%
  • 0%
  • 0%
  • 0%
  • 0%
Reviews

Material price :

Free

1:1 Online Training Fee: 1 /- Month
Contact instructor for demo :