Digital IC Design

Digital IC Design training provided by university of Indian Institute of Technology Madras

Beginner 0(0 Ratings) 0 Students enrolled
Created by IIT Madras Staff Last updated Wed, 02-Mar-2022 English


Digital IC Design free videos and free material uploaded by Indian Institute of Technology, chennai (IIT chennai). This session contains about Digital IC Design Updated syllabus , Lecture notes , videos , MCQ , Privious Question papers and Toppers Training Provided Training of this course. If Material not uploaded check another subject

Syllabus / What will i learn?

Week 1: The CMOS Inverter construction and Voltage Transfer Characteristics

Week 2: Resistance and Capacitance and transient response. 

Week 3: Dynamic, Short Circuit and Leakage power – Stacking Effect 

Week 4: Combinational Circuit Design and capacitance 

Week 5: Parasitic Delay, Logical Effort and Electrical Effort 

Week 6: Gate sizing and Buffering 

Week 7: Asymmetric gate, Skewed gates, Ratio’ed logic

Week 8: Dynamic Gates and Domino logic and Static Timing Analysis

Week 9: Sequential circuits and feedback. Various D flip flop circuits – Static and Dynamic 

Week 10:Setup and Hold Time measurement. Timing analysis of latch/ flop based systems 

Week 11:Adders – Mirror adder, Carry Skip adder, Carry Select adder, Square Root adder 

Week 12:Multipliers – Signed and Unsigned arithmetic, Carry Save Multiplier implementation



Curriculum for this course
0 Lessons 00:00:00 Hours
+ View more
Description

This is a most fundamental Digital Circuit Design course for pursing a major in VLSI. We do not deal with any Verilog coding during this course and instead discuss transistor level circuit design concepts in great detail. Over learning objectives of this course are:Characterize the key delay quantities of a standard cellEvaluate power dissipated in a circuit (dynamic and leakage)Design a circuit to perform a certain functionality with specified speedIdentify the critical path of a combinational circuitConvert the combinational block to pipelined circuitCalculate the maximum (worst case) operating frequency of the designed circuitINTENDED AUDIENCE : Any student interested in Circuit Design as applied to VLSI DesignPREREQUISITES : A course on digital logic design is a must for doing this course. INDUSTRY SUPPORT : All VLSI Design companies<!--td {border: 1px solid #ccc;}br {mso-data-placement:same-cell;}-->

You need online training / explanation for this course?
1:1 Online Training / Explanation Fee: 1 /- Month

1 to 1 Online Training contact instructor for demo :


+ View more

Other related courses
Updated Wed, 22-Apr-2020
26 Lessons
5 Free
Updated Wed, 22-Apr-2020
11 Lessons
0 Free
Updated Wed, 22-Apr-2020
29 Lessons
0 Free
Updated Sun, 20-Sep-2020
24 Lessons
0 ₹ 199
Updated Wed, 24-Feb-2021
35 Lessons
0 Free
Updated Wed, 22-Apr-2020
20 Lessons
0 Free
Updated Wed, 22-Apr-2020
38 Lessons
0 Free
Updated Thu, 30-Apr-2020
10 Lessons
0 Free
Updated Thu, 30-Apr-2020
43 Lessons
0 Free
About the instructor
  • 0 Reviews
  • 5 Students
  • 330 Courses
+ View more
Student feedback
0
Average rating
  • 0%
  • 0%
  • 0%
  • 0%
  • 0%
Reviews

Material price :

Free

1:1 Online Training Fee: 1 /- Month
Contact instructor for demo :